Abstract
As the complexity of Systems-on-Chip (SoC) is growing, meeting real-time requirements is becoming increasingly difficult. Predictability for computation, memory and communication components is needed to build real-time SoC. We focus on a predictable communication infrastructure called the Æthereal Network-on-Chip (NoC). The Æthereal NoC is a scalable communication infrastructure based on routers and network interfaces (NI). It provides two services: guaranteed throughput and latency (GT), and best effort (BE). Using the GT service, one can derive guaranteed bounds on latency and throughput. To achieve guaranteed throughput, buffers in NI must be dimensioned to hide round-trip latency and rate difference between computation and communication IPs (Intellectual Property). With the BE service, throughput and latency bounds cannot be derived with guarantees. In this chapter, we describe an analytical method to compute latency, throughput and buffering requirements for the Æthereal NoC. We show the usefulness of the method by applying it on an MPEG-2 (Moving Picture Experts Group) codec example.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Adriahantenaina, A., Charlery, H., Greiner, A., Mortiez, L. and Zeferino, C. A., 2003, SPIN: A scalable, packet switched, on-chip micro-network, Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE).
ARM Ltd., 2003, AMBA AXI Protocol Specification.
Benini, L. and De Micheli, G., 2001, Powering networks on chips, Int'l Symposium on System Synthesis (ISSS), pp. 33–38.
Benini, L. and De Micheli, G., 2002, Networks on chips: A new SoC paradigm, IEEE Computer 35(1), 70–80.
Bolotin, E., Cidon, I., Ginosar, R. and Kolodny, A., 2004, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture 50(2–3), 105–128. Special issue on Networks on Chip.
Dally, W. J. and Towles, B., 2001, Route packets, not wires: on-chip interconnection networks, Proc. Design Automation Conference (DAC), pp. 684–689.
Goossens, K., Dielissen, J., Gangwal, O. P., González Pestana, S., Rădulescu, A. and Rijpkema, E., 2005, A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification, Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE).
Goossens, K., Gangwal, O. P., Röver, J. and Niranjan, A. P., 2004, Interconnect and memory organization in SOCs for advanced set-top boxes and TV — Evolution, analysis, and trends, in J. Nurmi, H. Tenhunen, J. Isoaho and A. Jantsch (eds), Interconnect-Centric Design for Advanced SoC and NoC, Kluwer, chapter 15, pp. 399–423.
Goossens, K., González Pestana, S., Dielissen, J., Gangwal, O. P., van Meerbergen, J., Rădulescu, A., Rijpkema, E. and Wielage, P., 2005, Service-based design of systems on chip and networks on chip, in P. van der Stok (ed.), Dynamic and Robust Streaming in and Between Connected Consumer-Electronic Devices, Kluwer.
Goossens, K., van Meerbergen, J., Peeters, A. and Wielage, P., 2002, Networks on silicon: Combining best-effort and guaranteed services, Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 423–425.
Guerrier, P. and Greiner, A., 2000, A generic architecture for on-chip packet-switched interconnections, Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 250–256.
Karim, F., Nguyen, A. and Dey, S., 2002, An interconnect architecture for networking systems on chips, IEEE Micro 22(5), 36–45.
Liang, J., Swaminathan, S. and Tessier, R., 2000, aSOC: A scalable, single-chip communications architecture, Proc. Int'l Conference on Parallel Architectures and Compilation Techniques (PACT).
Millberg, M., Nilsson, E., Thid, R. and Jantsch, A., 2004, Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip, Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE).
OCP International Partnership, 2003, Open Core Protocol Specification. 2.0 Release Candidate.
Rădulescu, A., Dielissen, J., González Pestana, S., Gangwal, O. P., Rijpkema, E., Wielage, P. and Goossens, K., 2005, An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming, IEEE Transactions on CAD of Integrated Circuits and Systems 24(1).
Rădulescu, A. and Goossens, K., 2004, Communication services for networks on chip, in S. S. Bhattacharyya, E. F. Deprettere and J. Teich (eds), Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, Marcel Dekker, pp. 193–213.
Rijpkema, E., Goossens, K. G. W., Rădulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P. and Waterlander, E., 2003, Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip, Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 350–355.
Philips Semiconductors, 2002, Device Transaction Level (DTL) Protocol Specification. Version 2.2.
Tanenbaum, A. S., 1996, Computer Networks, Prentice-Hall.
Wiklund, D. and Liu, D., 2003, Socbus: switched network on chip for hard real time embedded systems, Proc. Int'l Parallel and Distributed Processing Symposium (IPDPS).
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer
About this chapter
Cite this chapter
Gangwal, O.P., Rădulescu, A., Goossens, K., González Pestana, S., Rijpkema, E. (2005). Building Predictable Systems on Chip: An Analysis of Guaranteed Communication in the Aethereal Network on Chip. In: van der Stok, P. (eds) Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices. Philips Research, vol 3. Springer, Dordrecht. https://doi.org/10.1007/1-4020-3454-7_1
Download citation
DOI: https://doi.org/10.1007/1-4020-3454-7_1
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-3453-4
Online ISBN: 978-1-4020-3454-1
eBook Packages: EngineeringEngineering (R0)