Thick Film Packaging Technology Flip Chip Application Specific Integrate Circuit Multiple Package 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    R. Tummala, Editor, “Fundamentals of Microsystems Packaging”, McGraw-Hill, New York, NY (2001). Google Scholar
  2. [2]
    Charles Harper, Editor, “Electronics Packaging and Interconnections”, 3rd Edition, McGraw-Hill, New York, NY (2004). Google Scholar
  3. [3]
    Michael Pecht, et al.“Integrated Circuit, Hybrid, and Multichip Module Packaging: A focus on Reliability”, Wiley Interscience, New York, NY (1994). Google Scholar
  4. [4]
    James J. Licari and Leonard R. Enlow, “Hybrid Microcircuit Technology Handbook”, Noyes Publications, Westwood, NJ (1998). Google Scholar
  5. [5]
    Michael Pecht, et al., “Quality Conformance and Qualification of Microelectronic Packages and Interconnections”, Chapter 2, John Wiley Interscience Series, New York, NY (1994). Google Scholar
  6. [6]
    M. Kamezos, F. Carson and R. Pendse, “3D Packaging Promises Performance, Reliability Gains with Small Footprints and Low Profiles”, M. Kamezos, F. Carson, R. Pendse, Chip Scale Review, January (2005). Google Scholar
  7. [7]
    Akito Yoshida, et al., “3-D Packaging Enables New Stackable CSP Designs”, Semiconductor International, February (2005). Google Scholar
  8. [8]
    Lee Smith and Ted Tessier, “Stacked Chip Scale Packages: Not Just for Cell Phones Anymore”, Chip Scale Review, July (2001). Google Scholar
  9. [9]
    Barry Miles, et al., “3-D Packaging for Wireless Applications”, Semiconductor Packaging, February (2004). Google Scholar
  10. [10]
    J. Balde, Editor, “Foldable Flex and Thinned Silicon Multichip Technology”, Kluwer Academic Publishers, Boston, MA (2003). Google Scholar
  11. [11]
    J. Fjelstad, “Flex Circuit Technology”, Silicon Valley Publishing Group (1998). Google Scholar
  12. [12]
    3D Plus, available at, click Technology.
  13. [13]
    NeoStack™, available at—neostack.
  14. [14]
    P. Garrou, “Future ICs Go Vertical”, Semiconductor International, February (2005). Google Scholar
  15. [15]
    Gerhard Klink, et al., “Innovative Packaging Concepts for Ultrathin ICs”, Semiconductor International, Oct. (2004). Google Scholar
  16. [16]
    Christoph Scheiring, et al., “3-D Integration of Ics—New Production Technologies”, Advanced Package, May (2005). Google Scholar
  17. [17]
    S. Farrens, et al., Wafer-to-Wafer Bonding Technology Drives the Growth of Vertical Systems Integration, Chip Scale Review, February (2005). Google Scholar
  18. [18]
    James Jian Qiang Lu, Ronald Gutman, Thorsten, Paul Lindner, “Aligned Wafer Bonding for 3-D Interconnect”, Semiconductor International, August (2005). Google Scholar
  19. [19]
    K. Takahasi, “Development of 3-D Chip Stacking Technology by Si Through-via”, International Microelectronics and Packaging Conference, Long Beach, CA (2004). Google Scholar
  20. [20]
    R. Tummala, “System-on-Package Integrates Multiple Tasks”, Chip Scale Review, January-February (2004). Google Scholar
  21. [21]
    Rao Tummala, P. Markondey and A. Raj, “SoP for Multifunctional System Packages Through Thin Film Component Integration in Contrast to SiP with Stacked Die”, Advanced Packaging, May (2005). Google Scholar
  22. [22]
    C. Scanlan and N. Karim, “System-in-Package Technology, Applications and Trends”, Amkor Technology, Inc., available at
  23. [23]
    Marcos Karrnezos, “Advantages of System on a Package and System on Chip”, Advanced Packaging, July (2001). Google Scholar
  24. [24]
    “System in a Package (SiP) Benefits and Technical Issues”, Amkor Technology, Inc., available at

Copyright information

© Springer Science+Business Media LLC 2007

Personalised recommendations