Substrate Manufacturing Technologies: Organic Packages and Interconnect Substrate


Board Size Print Wiring Board Lamination Process Component Count Thin Film Process 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    C. Coombs, “Printed Circuits Handbook”, McGraw-Hill, New York, NY (2001). Google Scholar
  2. [2]
    Michael Pecht, et al.“Quality Conformance and Qualification of Microelectronic Packaging and Interconnects”, Chapter 4, Wiley Interscience, New York, NY (1994). Google Scholar
  3. [3]
    J. Varteresian, “Fabricating Printed Circuit Boards”, Elsevier Publishing, Marrickville, Australia (2002). Google Scholar
  4. [4]
    J. Dudeck, “Imaging and Circuitizing Options in PWB Fabrication”, Circuitree, April (2005). Google Scholar
  5. [5]
    D. Numakura, “Subtractive or Additive Process”, Circuitree, February (2004). Google Scholar
  6. [6]
    H. Miller, “HDI Substrates Enable Future Electronics”, Chip Scale Review, January-February (1999). Google Scholar
  7. [7]
    T. Yamaoto, et al., “Allowable Copper Thickness for Fine-Pitch Patterns Formed by a Subtractive Method”, Circuitree, June (2000). Google Scholar
  8. [8]
    G. Heathand and H. Holden, “Microvias Buildup PWBs: Next Generation Substrates”, Journal of SMT, January (1998). Google Scholar
  9. [9]
    H. Chiski, et al., “Ultra Thin Copper Foil for HDI Applications”, Circuitree, November (2004). Google Scholar
  10. [10]
    S. Gold, et al., “Going to Market: IBM and High-End Interconnections” Circuitree, December (1998). Google Scholar
  11. [11]
    E. Bogatin, “IPC Roadmap for Interconnect Technology”, Electronic Packaging and Production, May (2003). Google Scholar
  12. [12]
    W. Borland and S. Ferguson, “Embedded Passive Components in Printed Wiring Boards: A Technology Review”, Circuitree, March (2001). Google Scholar
  13. [13]
    P. Garrou, “Integrated Passives … Are We There Yet?”, Semiconductor International, October (2005). Google Scholar

Copyright information

© Springer Science+Business Media LLC 2007

Personalised recommendations