Advertisement

A Switched Opamp Based 10 Bits Integrated ADC for Ultra Low Power Applications

  • Giuseppe Bonfini
  • Andrea S. Brogna
  • Roberto Saletti
  • Cristian Garbossa
  • Luca Colombini
  • Maurizio Bacci
  • Stefania Chicca
  • Franco Bigongiari
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 200)

Abstract

This paper describes an ultra low-power switched opamp-based integrated ADC designed using a cyclic algorithm approach, for cardiac pacemaker applications. The AID converter shows a typical operating power consumption of 8.18 μW for the analog part and of 9.71 μW for the digital one, whereas the stand by dissipation is about 1 nW and 5 nW, respectively, (measured on 10 chip samples and averaged), considering a typical supply of 2.8 V. The ADC resolution is 10 b, its typical operating clock frequency is 32 kHz (sampling rate is 2.9 kSamples/s) and it is able to reach the same resolution at 2 V, with 0.7 kSamples/s sampling rate, showing a dissipation of 1 μW for the analog part and 1.3 μW for the digital part. Moreover, it is also characterized by low offset and no missing codes.

Key words

Ultra Low Power Biomedical Implantable Applications Switched OpAmp Analog To Digital Converter 

5. References

  1. 1.
    A. Baschirotto, R. Castello, F. Montecchi, “Design strategies for low voltage SC circuits”, Electronics Letters., vol. 30 n. 5, 30 March 1994, pp. 378–380.CrossRefGoogle Scholar
  2. 2.
    J. Crols, M. Steyaert, W. Sansen, “Switched op amp: an approach to realize full CMOS SC circuits at very low power supply voltages”, IEEE Journal of Solid State Circuits, vol. SC-29, n.8, August 1994, pp. 936–942.CrossRefGoogle Scholar
  3. 3.
    A. Baschirotto, R. Castello, “A 1V 1.8 MHz MOS switched opamp SC filter with rail to rail output swing”, Proc. ISSCC Conference, S.Francisco, 1997, pp. 58–59.Google Scholar
  4. 4.
    V. Peluso, P. Vancorenland, M. Stayaert, W. Sansen, “900 mV differential class AB OTA for switched op amp applications”, Electronics Letters, vol. 33 n. 17, 14 August 1997, pp. 1455–1456.CrossRefGoogle Scholar
  5. 5.
    G. Ferri, A. Costa, A. Baschirotto, “A 1.2V rail to rail switched buffer”, Proceedings ICECS, Lisboa, Portugal, September 1998.Google Scholar
  6. 6.
    G. Ferri, A. Baschirotto, “Low voltage rail to rail switched buffer topologies”, International Journal of Circuit Theory and Applications, vol.29, n.4, July 2001, pp.413–422.MATHCrossRefGoogle Scholar
  7. 7.
    A. Gerosa, A. Novo, A. Neviani, “Low power sensing and digitization of cardiac signals based on sigma delta conversion”, Proc. ISPLED, Rapallo, Sept.2000, pp.386–389.Google Scholar
  8. 8.
    M. Waltari, K. Halonen, “1 Volt, 9 bit Pipelined CMOS ADC”, Proc. ESSCIRC, Sept. 2000, pp. 360–363.Google Scholar
  9. 9.
    J. Sauerbrey, D. Schmitt-Landsiedel, R. Thewes, “A 0.5 V, 1_W Successive Approximation ADC”, Proc. ESSCIRC, Florence, Italy, 24th–26th September 2002.Google Scholar
  10. 10.
    B. Razavi, B. A. Wooley, “Design Technique for High Speed, High Resolution Comparators”, IEEE Journal of Solid State Circuits, vol. 27, n. 12, December 1992.Google Scholar
  11. 11.
    B. Ginetti, P. G. A. Jespers, A. Vandemeulebroecke, “A CMOS 13 bits Cyclic RSD A/D Converter”, IEEE Journal of Solid State Circuits, Vol. 27, n.7, July 1992, pp. 957–964.CrossRefGoogle Scholar

Copyright information

© International Federation for Information Processing 2006

Authors and Affiliations

  • Giuseppe Bonfini
    • 1
  • Andrea S. Brogna
    • 1
  • Roberto Saletti
    • 1
  • Cristian Garbossa
    • 2
  • Luca Colombini
    • 2
  • Maurizio Bacci
    • 2
  • Stefania Chicca
    • 2
  • Franco Bigongiari
    • 2
  1. 1.Dipartimento di Ingegneria dell’Informazione: Elettronica, Informatica, TelecomunicazioniUniversity of PisaPisaItaly
  2. 2.Aurelia MicroelettronicaViareggioItaly

Personalised recommendations