Run-Time FPGA Reconfiguration for Power-/Cost-Optimized Real-time Systems

  • Jürgen Becker
  • Michael Hübner
  • Michael Ullmann
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 200)


The paper describes a new approach of a flexible run-time system for handling dynamic function reconfiguration in fine-grain Virtex FPGAs, whereas the fulfillment of given real-time constraints are central. Moreover, the detailed evaluation and measurement of the power consumption situation during this dynamic reconfiguration process is essential for realistically quantifying the power loss of fine-grain FPGAs during dynamic reconfiguration processes. This kind of real-time run-time systems and power analysis give the designer and user the possibility to compare FPGA implementation alternatives and to apply the required functionality reconfigurations during the selected application scenarios. Thus, a qualified decision can be done between fine-grain FPGAs of different sizes and different dynamic reconfiguration frequencies, e.g. using smaller and more cost- as well as power-efficient FPGAs by temporarily outsourcing suitable functionalities.

Key words

Virtex FPGA power consumption real-time run-time reconfiguration function and data management 

8. References

  1. [1]
    J. Becker, M. Hübner, M. Ullmann, “Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations”, SBCCI 2003, Brasil.Google Scholar
  2. [2]
    Y. Ha, B. Mei, P. Schaumont, S. Vernalde, R. Lauwereins, H. De Man; “Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware”; Proc. 1 lth Int’l Conference on Field Programmable Logic and Applications, Belfast, Ireland, 2001.Google Scholar
  3. [3]
    E.L. Horta, J.W. Lockwood, D.E. Taylor, D. Parlour, “Dynamic hardware plugins in an FPGA with partial run-time reconfiguration”, Proceedings of 39th Design Automation Conference, 2002, Page(s): 343–348Google Scholar
  4. [4]
    J.-Y. Mignolet, S. Vernalde, D. Verkest, R. Lauwereins: “Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances”; Int’l. Conf. on Engineering of Reconfigurable Systems and Algorithms; June 25–27 2002, Las Vegas, USAGoogle Scholar
  5. [5]
    F. Najm, “Transition density: a new measure of activity in digital circuits”, IEEE Transactions on Computer-Aided Design, vol. 12, no. 2, pp. 310–323, February 1993CrossRefGoogle Scholar
  6. [6]
    J.C. Palma, A. Vieira de Melo, F. G. Moraes, N. Calazans, “Core Communication Interface for FPGAs”, Proceedings of 15th Symposium on Integrated Circuits and Systems Design (SBCCI), 2002, Porto Alegre BRAZIL, Page(s): 183–188Google Scholar
  7. [7] Scholar
  8. [8]
    K. Poon, A. Yan, S.J.E. Wilton, “A Flexible Power Model for FPGAs”, 12th International Conference on Field-Programmable Logic and Applications, Sept 2002Google Scholar
  9. [9]
    K. Poon, “Power Estimation for Field-Programmable Gate Arrays”, Master of Applied Science Dissertation, University of British Columbia, 2002Google Scholar
  10. [10]
    Li Shang, Alireza Kaviani and K. Bathala, “Dynamic Power Consumption in Virtex-II FPGA Family”, International Symposium on Field-Programmable Gate Arrays (FPGA’2002), Monterey, CA, Feb. 2002, pp. 157–164.Google Scholar
  11. [11]
    www.xilinx.comGoogle Scholar
  12. [12] Scholar
  13. [13] Scholar
  14. [14] Scholar
  15. [15]
    M. Huebner, T. Becker, J. Becker: “Real-Time LUT-Based Network Topologies for Dynamic and Partial FPGA Self-Reconfiguration”, SBCCI04, BrasilGoogle Scholar

Copyright information

© International Federation for Information Processing 2006

Authors and Affiliations

  • Jürgen Becker
    • 1
  • Michael Hübner
    • 1
  • Michael Ullmann
    • 1
  1. 1.Institut für Technik der Informationsverarbeitung (ITIV)Universität Karlsruhe (TH)Germany

Personalised recommendations