Hinoc: A Hierarchical Generic Approach for on-Chip Communication, Testing and Debugging of SoCs

  • Thomas Hollstein
  • Ralf Ludewig
  • Heiko Zimmer
  • Christoph Mager
  • Simon Hohenstern
  • Manfred Glesner
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 200)


This paper presents a new generic system architecture and design methodology for the design, debugging and testing of complex systems-on-chip (SoC). Starting from a hierarchical generic system architecture, platforms for dedicated application scenarios will be customized. In order to be able to handle very complex submicron designs, the system is based on a globally asynchronous and locally synchronous (GALS) concept. The problem of the increasing functionality versus outer access capabilities ratio is faced by novel embedded and combined debugging and test structures. The integration of debugging possibilities is essential for an efficient co-design of SoC integrated hardware and software, especially for systems with integrated reconfigurable hardware parts.


Networks-on-Chip Silicon Debug Built-in Self Test 


  1. [Benini and Micheli, 2002]
    Benini, L. and Micheli, G. D. (2002). Networks on Chips: A New SoC Paradigm. IEEE Computer, Vol. 35:70–78.Google Scholar
  2. [Dally and Towles, 2001]
    Dally, W. J. and Towles, B. (2001). Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of the Design Automation Conference (DAC 200I), pages 684–689.Google Scholar
  3. [de la Torre et al., 2002]
    de la Torre, E., Garcia, M., Riesgo, T., Torroja, Y., and Uceda, J. (2002). Nonintrusive debugging using the JTAG interface of FPGA-based prototypes. In Proceedings of the 2002 IEEE International Symposium on Industrial Electronics (ISIE 2002), volume Vol. 2, pages 666–671.Google Scholar
  4. [Guerrier and Greiner, 2000]
    Guerrier, P. and Greiner, A. (2000). A Generic Architecture for On-Chip Packet-Switched Interconnections. In Proc. of Automation and Test in Europe Conference and Exhibition 2000, pages 250–256.Google Scholar
  5. [Hollstein et al., 2003]
    Hollstein, T., Ludewig, R., Mager, C, Zipf, P., and Glesner, M. (2003). A hierarchical generic approach for on-chip communication, testing and debugging of SoCs. In Proc. of the VLSI-SoC 2003, pages 44–49.Google Scholar
  6. [Jager, 2002]
    Jager, S. (2002). “System on Chip”-Design: Technische und Θkonomische Herausforderungen. Studienarbeit, Darmstadt University of Technology.Google Scholar
  7. [Jervan et al., 2002]
    Jervan, G., Peng, Z., Ubar, R., and Kruus, H. (2002). A Hybrid BIST Architecture and its Opimization for SoC Testing. In Proc. of the Int. Symposium on Quality Electronic Devices. IEEE.Google Scholar
  8. [Jung et al., 2002]
    Jung, D.-Y., Kwak, S.-H., and Lee, M.-K. (2002). Reusable embedded debugger for 32 bit RISC processor using the JTAG boundary scan architecture. In Proc. of IEEE Asia-Pacific Conference on ASIC 2002, pages 209–212.Google Scholar
  9. [Kumar et al., 2002]
    Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Θberg, J., Tiensyrja, K., and Hemani, A. (2002). A Network on Chip Architecture and Design Methodology. In Proc. of VLSI Annual Symposium (ISVLSI 2002), pages 105–112.Google Scholar
  10. [Leiserson, 1985]
    Leiserson, C. (1985). Fat Trees: Universal Networks for Hardware-Efficient Supercomputing. IEEE Transaction on Computers, Vol. C-34(No. 10):892–901.Google Scholar
  11. [Ludewig et al., 2002]
    Ludewig, R., Garcia, A., Murgan, T., and Glesner, M. (2002). Power Estimation based on Transition Activity Analysis with Architecture Precise Rapid Prototyping System. In Proc. of the 13th IEEE Int. Workshop on Rapid System Prototyping (RSP), pages 138–143.Google Scholar
  12. [Murgan et al., 2003]
    Murgan, T., Petrov, M., Ortiz, A. G., Ludewig, R., Zipf, P., Hollstein, T., Glesner, M., Θlkrug, B., and Brakensiek, J. (2003). Evaluation and Run-Time Optimization of On-Chip Communication Structures in Reconfigurable Architectures. In Proc. of 13th International Conference on Field Programmable Logic and Applications (FPL2003), pages 1111–1114.Google Scholar
  13. [Muttersbach et al., 2000]
    Muttersbach, J., Villinger, T., and Fichtner, W. (2000). Practical Design of Globally-Asynchronous Locally-Synchronous Systems. In Proc. of the Sixth Int. Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000), pages 52–59.Google Scholar
  14. [Natvig, 1997]
    Natvig, L. (1997). High-level Architectural Simulation of the Torus Routing Chip. In Proc. of International Verilog HDL Conference, California.Google Scholar
  15. [Nexus 5001 Forum, 1999]
    Nexus 5001 Forum (1999). IEEE-ISTO Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. Scholar
  16. [Saastamoimen et al., 2002]
    Saastamoimen, I., SigÃijenza-Tortosa, D., and Nurmi, J. (2002). Interconnect IP Node for Future System-on-Chip Designs. In Proc. of the First IEEE Int. Workshop on Electronic Design, Test and Applications (DELTA 02).Google Scholar
  17. [Sgroi et al., 2001]
    Sgroi, M, Sheets, M., Mihal, A., Keutzer, K., Malik, S., Rabaey, J., and Sangiovanni-Vincentelli, A. (2001). Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In Proc. of the Design Automation Conference (DAC 2001), pages 667–672.Google Scholar
  18. [SIA, 2001]
    SIA (2001). SIA roadmap 2001. Scholar
  19. [Synplicity, 2003]
    Synplicity (2003). Synplicity. Scholar
  20. [Tanenbaum, 1996]
    Tanenbaum, A. (1996). Computer Networks. Prentice Hall.Google Scholar
  21. [Taylor et al., 2002]
    Taylor, M. B., Tim, J., Miller, J., and et. al., D. W. (2002). A Computational Fabric for Software Circuits and General-Purpose Programs. In IEEE Micro.Google Scholar
  22. [Wielage and Goossens, 2002]
    Wielage, P. and Goossens, K. (2002). Networks on Silicon: Blessing or Nightmare? In Euromicro Symposium On Digital System Deisign (DSD 2002), pages 423–425.Google Scholar
  23. [Wiklung and Liu, 2003]
    Wiklung, D. and Liu, D. (2003). SOCBUS: Switched Network on Chip for Hard Real Time Embedded Systems. In Proc. of the Int. Parallel and Distributed Processing Symposium.Google Scholar
  24. [Zimmer, 2002]
    Zimmer, H. (2002). Fault Modelling and Error-Control Coding in a Network-on-Chip. Studienarbeit, Darmstadt University of Technology.Google Scholar

Copyright information

© International Federation for Information Processing 2006

Authors and Affiliations

  • Thomas Hollstein
    • 1
  • Ralf Ludewig
    • 1
  • Heiko Zimmer
    • 1
  • Christoph Mager
    • 1
  • Simon Hohenstern
    • 1
  • Manfred Glesner
    • 1
  1. 1.Institute of Microelectronic SystemsDarmstadt University of TechnologyDarmstadtGermany

Personalised recommendations