Asynchronous Integration of Coarse-Grained Reconfigurable XPP-Arrays Into Pipelined Risc Processor Datapath

  • Jürgen Becker
  • Alexander Thomas
  • Maik Scheer
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 200)


Nowadays, the datapaths of modern microprocessors reach their limits by using static instruction sets. A way out of these limitations is a dynamic reconfigurable processor datapath extension achieved by integrating traditional static datapaths with the coarse-grain dynamic reconfigurable XPP-architecture (eXtreme Processing Platform). Therefore, a loosely asynchronous coupling mechanism of the corresponding datapath units has been developed and integrated onto a CMOS 0.13 μm standard cell technology from UMC. Here the SPARC compatible LEON processor is used, whereas its static pipelined instruction datapath has been extended to be configured and personalized for specific applications. This allows a various and efficient use, e.g. in streaming application domains like MPEG-4, digital filters, mobile communication modulation, etc. The chosen coupling technique allows asynchronous concurrency of the additionally configured compound instructions, which are integrated into the programming and compilation environment of the LEON processor.

Key words

Reconfigurable Datapath XPP Architecture LEON Processor 


  1. 1.
    The SPARC Architecture Manual, Version 8, SPARC international INC., http://www.spare.comGoogle Scholar
  2. 2.
    Jiri Gaisler: The LEON Processor User’s Manual, Scholar
  3. 3.
    R. Hartenstein, R. Kress, and H. Reinig. A new FPGA architecture for word-oriented datapaths. In Proc. FPL’94, Prague, Czech Republic, September 1994. Springer LNCS 849Google Scholar
  4. 4.
    E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, and P. Finch. Baring it all to software: Raw machines. IEEE Computer, pages 86–93, September 1997Google Scholar
  5. 5.
    J. Becker (Invited Tutorial): Configurable Systems-on-Chip (CSoC); in: Proc. of 9th Proc. of XV Brazilian Symposium on Integrated Circuit Design (SBCCI 2002), Porto Alegre, Brazil, September 5–9, 2002Google Scholar
  6. 6.
    PACT Corporation: http://www.pactcorp.comGoogle Scholar
  7. 7.
    The XPP Communication System, PACT Corporation, Technical Report 15, 2000Google Scholar
  8. 8.
    V. Baumgarte, F. Mayr, A. Nückel, M. Vorbach, M. Weinhardt: PACT XPP-A Self-Reconfigurable Data Processing Architecture; The 1st Int’l. Conference of Engineering of Reconfigurable Systems and Algorithms (ERSA’01), Las Vegas, NV, June 2001Google Scholar
  9. 9.
    LEON/ERC32 Cross Compilation System (LECCS), Scholar
  10. 10.
    M. Vorbach, J. Becker: Reconfigurable Processor Architectures for Mobile Phones; Reconfigurable Architectures Workshop (RAW 2003), Nice, France, April, 200Google Scholar
  11. 11.
    J. Becker, M. Vorbach: Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC); IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), Tampa, Florida, USA, February, 2003Google Scholar

Copyright information

© International Federation for Information Processing 2006

Authors and Affiliations

  • Jürgen Becker
    • 1
  • Alexander Thomas
    • 1
  • Maik Scheer
    • 1
  1. 1.Institut für Technik der Informationsverarbeitung (ITIV), Fakultät für Elektrotechnik und InformationstechnikUniversität Karlsruhe (TH)KarlsruheGermany

Personalised recommendations