Low Power Java Processor for Embedded Applications

  • Antonio Carlos S. Beck
  • Luigi Cairo
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 200)


This chapter presents a low power architecture of a Java processor. We show that the use of techniques like pipeline and the implementation of the stack in a register bank instead of using the main memory allow aggressive reduction of power dissipation, with a very small area overhead. Besides, thanks to the forwarding technique and to the specific stack machine organization, huge power savings can be obtained when applying this technique to a pipelined implementation of the architecture. Several examples of embedded applications are used to show the power savings obtained through the architecture optimization

Key words

Java Power Consumption Stack Machines 

7. References

  1. 1.
    M. Schlett, “Trends in Embedded-Microprocessor Design”, Computer, vol. 31, n. 8, 1998, pp.44–49CrossRefGoogle Scholar
  2. 2.
    D. Takahashi, “Java Chips Make a Comeback”, Red Herring, 2001Google Scholar
  3. 3.
    G. Lawton, “Moving Java into Mobile Phones”, Computer, vol. 35, n. 6, 2002, pp. 17–20CrossRefGoogle Scholar
  4. 4.
    V, Tiwari, S. Malik, A. Wolfe, “Power Analysis of Embedded Software: A First Step Towards Software Power Minimization”, IEEE Transactions on VLSI Systems, vol. 2, n. 4, Dec. 1994, pp. 437–445CrossRefGoogle Scholar
  5. 5.
    T. Simunic, G. Micheli, L. Benini, “Energy-Efficient Design of Battery-Powered Embedded Systems”, Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED99), Aug. 1999Google Scholar
  6. 6.
    G. Chen, R. Shetty, M. Kandemir, N. Vijaykrishnan, M. Irwin, “Tuning garbage collection for reducing memory system energy in an embedded java environment”, ACM Transactions on Embedded Computing Systems, vol. 1, n. 1, Nov. 2002, pp. 27–55CrossRefGoogle Scholar
  7. 7.
    S.A. Ito, L. Carro, R.P. Jacobi, “Making Java Work for Microcontroller Applications”, IEEE Design & Test of Computers, vol. 18, n. 5, 2001, pp. 100–110CrossRefGoogle Scholar
  8. 8.
    A.C.S. Beck, J.C.B. Mattos, F.R. Wagner, L. Carro, “CACO-PS: A General Purpose Cycle-Accurate Configurable Power-Simulator”, 16th Brazilian Symp. Integrated Circuit Design (SBCCI 2003), Sep. 2003Google Scholar
  9. 9.
    J. M. O’Connor, M. Tremblat, “Picojava-I: the Java Virtual Machine in Hardware”, IEEE Micro, vol. 17, n. 2, Mar–Apr. 1997, pp. 45–53CrossRefGoogle Scholar
  10. 10.
    Sun Microsystems, PicoJava-II Microarchitecture Guide, Mar. 1999Google Scholar
  11. 11.
    J. Kreuzinger, R. Marston, Th. Ungerer, U. Brinkschulte, C. Krakowski, “The Komodo Project: Thread-based Event Handling Supported by a Multithreaded Java Microcontroller”, 25th Euromicro Conference (EUROMICRO), Sep. 1999, pp. 2122–2128Google Scholar
  12. 12.
    N. Shimizu, M. Naito, “A Dual Issue Queued Pipelined Java Processor TRAJA-Toward an Open Source Processor Project”, Proceedings of Asia Pacific Conference on ASIC (AP-ASIC), 1999, pp. 213–216Google Scholar
  13. 13.
    J. L. Hennessy, D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, 3th edition, 2003Google Scholar
  14. 14.
    V. Dalai, C. P. Ravikumar, “Software Power Optimizations in an Embedded System”. VLSI Design Conference, IEEE Computer Science Press, Jan. 2001, pp. 254–259Google Scholar
  15. 15.
    K. Choi, A. Chatterjee, “Efficient Instruction-Level Optimization Methodology for Low-Power Embedded Systems”. International Symposium on System Synthesis. Montreal, ACM, Oct. 2001, pp 147–152Google Scholar
  16. 16.
    R. Chen, M. J. Irwin, R. Bajwa, “Architecture-Level Power Estimation and Design Experiments”. ACM Transactions on Design Automation of Electronic Systems, vol. 6, n. 1, Jan. 2001, pp 50–66CrossRefGoogle Scholar
  17. 17.
    Leonardo Spectrum, available at homepage: Scholar
  18. 18.
    V. Gomes, A.C.S. Beck; L. Cairo, “A VHDL Implementation of a Low Power Pipelined Java Processor for Embedded Applications”. X Workshop Iberchip. Cartagenas, mar. 2004.Google Scholar
  19. 19.
    J. Pouwelse, K. Langendown, H. Sips, “Dynamic Voltage Scaling on a Low-Power Microprocessor”, The Seventh Annual International Conference on Mobile Computing and Networking, 2001, pp. 251–259Google Scholar
  20. 20.
    Transmeta Corporation, Tm5400 processor specifications, http://www.transmeta.comGoogle Scholar
  21. 21.
    A.C.S. Beck, L. Cairo, “A VLIW Low Power Java Processor for Embedded Applications”, 17th Brazilian Symp. Integrated Circuit Design (SBCCI 2004), Sep. 2004Google Scholar

Copyright information

© International Federation for Information Processing 2006

Authors and Affiliations

  • Antonio Carlos S. Beck
    • 1
  • Luigi Cairo
    • 1
  1. 1.Institute de InformáticaUniversidade Federal do Rio Grande do SulPorto AlegreBrasil

Personalised recommendations