Advertisement

A Novel full Automatic Layout Generation Strategy for Static CMOS Circuits

  • Cristiano Lazzari
  • Cristiano Domingues
  • José Güntzel
  • Ricardo Reis
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 200)

Abstract

The physical design of ASICs still relies on the standard cells because the design is well known and uses to produce good quality layouts. In addition, there are many choices of EDA tools that generate layout based on standard cells. However, in current CMOS technologies the standard cell approach is not able anymore to provide good performance predictability. Moreover, cell libraries have limited number of cells what imposes restrictions to layout synthesis. Automatic full-custom generators, on the other hand, do not use cell libraries and thus are more flexible to create optimized layouts. This chapter presents an automatic layout generator called PARROT PUNCH. Thank to a careful set of layout generation strategies and efficient algorithms, significant area and power optimization is achieved. Layouts generated by PARROT PUNCH are compared to those obtained by a similar automatic full-custom generator. Results show significant gain in area and delay.

Key words

Full automatic custom layout generation Layout optimization CMOS circuits 

References

  1. Bastian F., Lazzari, C, Güntzel, J. L., Reis, R. (2004). A New Transistor Folding Algorithm Applied to an Automatic Full-Custom Layout Generation Tool, PATMOS2004, 14th International Workshop on Power and Timing Modeling, Optimization and Simulation, Santorini, September 15–17, 2004. LNCS 3254 Springer, p. 732–741.Google Scholar
  2. Cong, J. and Sarrafzadeh, M. (2000). Incremental Physical Design. In Proceedings of the 2000 International Symposium on Physical Design, pages 84–92. ACM Press.Google Scholar
  3. Detjens, E. Rudell, R. Sangiovanni-Vinccentelli, A. and Wang, A. (1987). Technology Mapping in MIS. In ICCAD, pages 116–119.Google Scholar
  4. Kim, J. and Kang, S. M. (1997). An Efficient Transistor Folding Algorithm for Row-based CMOS Layout Design. DAC′97 — Design Automation Conference, pages 456–459.Google Scholar
  5. Lopez, A. and Law, H. S. (1980). A Dense Gate Matrix Layout Method for MOS VLSI. IEEE Transactions on Electron Devices, ED-27(8):1671–1675.Google Scholar
  6. Moraes, F., Reis, R., and Lima, F. (1997). An Efficient Layout Style for Three-Metal CMOS Macrocells. In VLSI’97, pages 415–426.Google Scholar
  7. Moraes, F. and Velasco, (2002). A. J. Deterministic Versus Non-Deterministic Placement Algorithms for Automatic Layout Synthesis Tools. In DCIS’02.Google Scholar
  8. Reis, A., Reis, R., Auvergne, D. and Robert, M. Library Free Technology Mapping. (1997). VLSI: Integrated Systems on Silicon, IFIP TC10 WG10.5 International Conference in Very Large Scale Integration, pages 303–314.Google Scholar
  9. Roy, K. Mukhopadhyay, S. and Meimand, H. (2003). Leakage Current Mechanisms And Leakage Reduction Techniques in Deep Submicrometer CMOS Circuits. In Proceedings of the IEEE, volume 91, pages 305–327.CrossRefGoogle Scholar
  10. Sarrafzadeh, M., Bozorgzadeh, E., Kastner, R., and Srivastava, A. (2001). Design And Analysis of Physical Design Algorithms. In Proceedings of the 2001 International Symposium on Physical Design, pages 82–89. ACM Press.Google Scholar
  11. Santos, C. L., Wilke, G., Lazzari, C, Guntzel, J., Reis, R. A. (2003). A Transistor Sizing Method Applied to an Automatic Layout Generation Tool. SBCCI2003. 16th Symposium on Integrated Circuits and Systems Design. Sao Paulo, Septembre 8–11, 2003. p.303–307.Google Scholar
  12. Uehara, T. and Cleemput, W. (1981). Optimal Layout of CMOS Functional Arrays. IEEE Transactions on Computer, C-30(5):305–312.Google Scholar

Copyright information

© International Federation for Information Processing 2006

Authors and Affiliations

  • Cristiano Lazzari
    • 1
  • Cristiano Domingues
    • 1
  • José Güntzel
    • 2
  • Ricardo Reis
    • 1
  1. 1.PPGC — Institute de InformáticaUFRGS - Universidade Federal do Rio Grande do SulPorto Alegre — RSBrazil
  2. 2.Departamento de InformáticaUFPEL — Universidade Federal de PelotasPelotas — RSBrazil

Personalised recommendations