Abstract
The physical design of ASICs still relies on the standard cells because the design is well known and uses to produce good quality layouts. In addition, there are many choices of EDA tools that generate layout based on standard cells. However, in current CMOS technologies the standard cell approach is not able anymore to provide good performance predictability. Moreover, cell libraries have limited number of cells what imposes restrictions to layout synthesis. Automatic full-custom generators, on the other hand, do not use cell libraries and thus are more flexible to create optimized layouts. This chapter presents an automatic layout generator called PARROT PUNCH. Thank to a careful set of layout generation strategies and efficient algorithms, significant area and power optimization is achieved. Layouts generated by PARROT PUNCH are compared to those obtained by a similar automatic full-custom generator. Results show significant gain in area and delay.
Chapter PDF
Similar content being viewed by others
References
Bastian F., Lazzari, C, Güntzel, J. L., Reis, R. (2004). A New Transistor Folding Algorithm Applied to an Automatic Full-Custom Layout Generation Tool, PATMOS2004, 14th International Workshop on Power and Timing Modeling, Optimization and Simulation, Santorini, September 15–17, 2004. LNCS 3254 Springer, p. 732–741.
Cong, J. and Sarrafzadeh, M. (2000). Incremental Physical Design. In Proceedings of the 2000 International Symposium on Physical Design, pages 84–92. ACM Press.
Detjens, E. Rudell, R. Sangiovanni-Vinccentelli, A. and Wang, A. (1987). Technology Mapping in MIS. In ICCAD, pages 116–119.
Kim, J. and Kang, S. M. (1997). An Efficient Transistor Folding Algorithm for Row-based CMOS Layout Design. DAC′97 — Design Automation Conference, pages 456–459.
Lopez, A. and Law, H. S. (1980). A Dense Gate Matrix Layout Method for MOS VLSI. IEEE Transactions on Electron Devices, ED-27(8):1671–1675.
Moraes, F., Reis, R., and Lima, F. (1997). An Efficient Layout Style for Three-Metal CMOS Macrocells. In VLSI’97, pages 415–426.
Moraes, F. and Velasco, (2002). A. J. Deterministic Versus Non-Deterministic Placement Algorithms for Automatic Layout Synthesis Tools. In DCIS’02.
Reis, A., Reis, R., Auvergne, D. and Robert, M. Library Free Technology Mapping. (1997). VLSI: Integrated Systems on Silicon, IFIP TC10 WG10.5 International Conference in Very Large Scale Integration, pages 303–314.
Roy, K. Mukhopadhyay, S. and Meimand, H. (2003). Leakage Current Mechanisms And Leakage Reduction Techniques in Deep Submicrometer CMOS Circuits. In Proceedings of the IEEE, volume 91, pages 305–327.
Sarrafzadeh, M., Bozorgzadeh, E., Kastner, R., and Srivastava, A. (2001). Design And Analysis of Physical Design Algorithms. In Proceedings of the 2001 International Symposium on Physical Design, pages 82–89. ACM Press.
Santos, C. L., Wilke, G., Lazzari, C, Guntzel, J., Reis, R. A. (2003). A Transistor Sizing Method Applied to an Automatic Layout Generation Tool. SBCCI2003. 16th Symposium on Integrated Circuits and Systems Design. Sao Paulo, Septembre 8–11, 2003. p.303–307.
Uehara, T. and Cleemput, W. (1981). Optimal Layout of CMOS Functional Arrays. IEEE Transactions on Computer, C-30(5):305–312.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 International Federation for Information Processing
About this paper
Cite this paper
Lazzari, C., Domingues, C., Güntzel, J., Reis, R. (2006). A Novel full Automatic Layout Generation Strategy for Static CMOS Circuits. In: Glesner, M., Reis, R., Indrusiak, L., Mooney, V., Eveking, H. (eds) VLSI-SOC: From Systems to Chips. IFIP International Federation for Information Processing, vol 200. Springer, Boston, MA. https://doi.org/10.1007/0-387-33403-3_13
Download citation
DOI: https://doi.org/10.1007/0-387-33403-3_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-33402-8
Online ISBN: 978-0-387-33403-5
eBook Packages: Computer ScienceComputer Science (R0)