Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Sachdev, “A Realistic Defect Oriented Testability Methodology for Analog Circuits”, Journal of Electronic Testing: Theory and Applications, vol. 6, no. 3, pp. 265-276, June 1995.
A. Grochowski, D. Bhattacharya, T. Viswanathan, K. Laker, “Integrated Circuit Testing for Quality Assurance in Manufacturing: History, Current Status, and Future Trends”, IEEE Trans. on Circuits and Systems-II, vol. 44, no. 8, August 1977.
P. Fasang, D. Mullins, T. Wong, “Design for Testability for Mixed Analog/Digital ASICs, ” Proc. of IEEE Custom Integrated Circuits Conf., pp. 16. 5. 1-5. 4, May 1988.
M. Ohletz, “Hybrid Built-In Self-Test (HBIST) for Mixed Analogue/Digital Integrated Circuits”, Proc. of European Test Conf., 1991.
C. Pan, K. Cheng, “Test generation for linear time-invariant analog circuits, ” IEEE Trans. on Circuits and Systems-II, vol. 46, no. 5, pp. 554-564, May 1999.
K. Arabi, B. Kamaniska, “Testing Analog and Mixed-Signal Integrated Circuits Using Oscillation Test Method”, IEEE Trans. on Computer Aided Design, vol. 16, no. 7, pp. 745-753, July 1997.
M. Toner, G. Roberts, “A BIST Scheme for SNR, Gain Tracking, and Frequency Response Test of a Sigma-Delta ADC”, IEEE Trans. on Circuits and Systems-II, vol. 42, no. 1, pp. 1-15, January 1995.
A. Chatterjee, B. Kim, N. Nagi, “DC Built-In Self-Test for Linear Analog Circuits”, IEEE Design & Test of Computers, pp. 26-33, vol. 13, no. 2, 1996.
A. Brosa, J. Figueras, “Characterization of Floating Gate Defects in Analog Cells”, Journal of Electronic Testing: Theory and Applications, vol. 14, nos. 1/2, pp. 23-31, February/April, 1999.
S. Khaled, N. Hamida, D. Marche, B. Kaminska, “LIMSoft: Automated Tool for Sensitivity Analysis and Test Vector Generation”, IEEE Proc. on Circuits, Devices and Systems, pp. 386-392, December 1996.
W. Lindermeir, H. Graeb, K. Antreich, “Design Based Analog Testing by Characteristic Observation Inference”, Proc. of Int’l Conf. on Computer Aided Design, pp. 620-26, 1995.
A. Balivada, J. Chen, J. Abraham, “Analog Testing with Time Response Parameters, ” IEEE Design & Test of Computers, pp. 18-25, vol. 13, no. 2, 1996.
T. Williams, N. Brown, “Defect Level as a Function of Fault Coverage”, IEEE Trans. on Computers, pp. 987-88, December 1981.
J. Teixeira de Sousa, F. Goncalves, J. Teixeira, C. Marzocca, F. Corsi, T. Williams, “Defect Level Evaluation in an IC Design Environment”, IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 15, no. 10, pp. 1286-1293, October 1996.
P. Maxwell, R. Aitken, V. Johansen, I. Chiang, “The Effect of Different Test Sets on Quality Level Prediction: When is 80% Better Than 90%?”, Proc. of Int’l Test Conf., October 1991.
S. Sunter, N. Nagi, “Test Metrics for Analog Parametric Faults”, Proc. of VLSI Test Symp., pp. 226-34, April 1999.
N. Nagi, A. Chatterjee, J. Abraham, “Fault Simulation of Linear Analog Circuits”, Journal of Electronic Testing: Theory and Applications, vol. 4, no. 4, pp. 345-360, November, 1993.
C. Sebeke, J. Teixeira, M. Ohletz, “Analog fault extraction and simulation of layout realistic faults for integrated analogue circuits”, Proc. of European Design and Test Conf., pg. 464, 1995.
H. Johnson, G. Martin, High Speed Digital design: A Handbook of Black Magic, Prentice Hall, Englewood Cliffs, NJ, 1993.
M. Mahoney, DSP-Based Testing of Analog and Mixed-Signal Circuits, IEEE Computer Society Press, 1987.
M. Burns, G. Roberts, An Introduction to Mixed-Signal IC Test and Measurement, Oxford University Press, USA, 2001.
S. Max, “Testing High Speed High Accuracy Analog to Digital Converters Embedded in Systems on a Chip”, Proc. of Int’l Test Conf., pp. 763-771, September 1999.
T. Yamaguchi, M. Soma, D. Halter, R. Raina, J. Nissen, M. Ishida, “A Method for Measuring the Cycle-to-Cycle Period Jitter of High-Frequency Clock Signals”, Proc. VLSI Test Symp., pp. 102-110, April 2001.
Std. 1149. 1a-1993, IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE, New York, 1993.
S. Cherubal, A. Chatterjee, “A High-Resolution Jitter Measurement Technique Using ADC Sampling”, Proc. of Int’l Test Conf., pp. 838-847, October 2001.
L. Milor, A. Sangiovanni-Vincentelli, “Minimizing Production Test Time to Detect Faults in Analog Circuits”, IEEE Trans. on Computer-Aided Design of Integrated Circuits, vol 13, no. 6, pp. 796-813, June 1994.
P. Variyam, S. Cherubal, A. Chatterjee, “Prediction of Analog Performance Parameters Using Fast Transient Testing”, IEEE Trans. on Computer-Aided Design of Integrated Circuits, vol. 21, issue 3, pp. 349-361, March 2002.
M. Hafed, G. Roberts, “Test and Evaluation of Multiple Embedded Mixed-Signal Test Cores”, Proc. of Int’l Test Conf., pp. 1022-30, October 2002.
K. Arabi, B. Kaminska, J. Rzeszut, “BIST for D/A and A/D Converters”, IEEE Design & Test of Computers, pp. 40-49, vol. 13, no. 4, 1996.
A. Roy, S. Sunter, D. Appello, A. Fudoli, “High-Accuracy Stimulus Generation for A/D Converter BIST”, Proc. of Int’l Test Conf., pp. 1031-1039, October 2002.
G. Monté, B. Antaki, S. Patenaude, Y. Savaria, C. Thibeault, P. Trouborst, “Tools for the Characterization of Bipolar CML Testability”, Proc. of VLSI Test Symp., pp. 388-395, April 2001.
Std. 1149. 4-1999, IEEE Standard for a Mixed Signal Test Bus, IEEE, New York.
Analog and Mixed-Signal Boundary Scan, ed. A. Osseiran, Kluwer Academic Publishers, 1999.
S. Sunter, K. Filliter, J. Woo, P. McHugh, “A General Purpose 1149. 4 IC with HF Analog Test Capabilities”, Proc. of Int’l Test Conf., pp. 38-45, October 2001.
S. Sunter, B. Nadeau-Dostie, “Complete, Contactless I/O Testing -Reaching the Boundary in Minimizing Digital IC Testing Cost”, Proc. of Int’l Test Conf., pp. 446-455, October 2002.
K. Parker, J. McDermid, S. Oresjo, “Structure and Metrology for an Analog Testability Bus”, Proc. of Int’l Test Conf., pp. 309-22, October 1993.
B. Provost, E. Sanchez-Sinencio, “Auto-Calibrating Analog Timer for On-Chip Testing”, Proc. of Int’l Test Conf., pp. 541-548, September 1999.
F. Azaïs, S. Bernard, Y. Bertrand, X. Michel, M. Renovell, “A Low-Cost Adaptive Ramp Generator for Analog BIST Applications”, Proc. of VLSI Test Symp., pp. 266-71, April 2001.
E. Peralias, G. Huertas, A. Rueda, J. Huertas, “Self-Testable Pipelined ADC with Low Hardware Overhead”, Proc. of VLSI Test Symp., pp. 272-277, April 2001.
A. Chatterjee, B. Kim, N. Nagi, DC Built-In Self-Test for Linear Analog Circuits. IEEE Design & Test of Computers, vol. 13, no. 2, 1996.
S. Sunter, A. Roy, “BIST for Phase-Locked Loops in Digital Applications”, Proc. of Int’l Test Conf., pp. 532-540, September 1999.
S. Tabatabaei, A. Ivanov, “Embedded Timing Analysis: A SoC Infrastructure, ” IEEE Design & Test of Computers, vol. 19, no. 3, pp. 22-34, May-June 2002.
Analog and Mixed-Signal Testing, ed. B. Vinnakota, Prentice Hall, USA, 2000.
J. Savir, Z. Guo, “Test Limitations of Parametric Faults in Analog Circuits”, IEEE Trans. on Instrumentation and Measurement, vol. 52, no. 5, pp. 1444-1454, October 2003.
L. Jin, K. Parthasarathy, T. Kuyel, D. Chen, R. Geiger, “Linearity Testing of Precision Analog-to-Digital Converters Using Stationary Nonlinear Inputs”, Proc. of Int’l Test Conf., pp. 218-227, September 2003.
D. Keezer, D. Minier, M. Paradis, M. Caron, “Modular Extension of ATE to 5 Gbps”, Proc. of Int’l Test Conf., pp. 748-757, October 2004.
S. Sunter, “Testing High Frequency ADCs and DACs with a Low Frequency Analog Bus”, Proc. of Int’l Test Conf., pp. 228-235, September 2003.
S. Sunter, A. Roy, J-F. Côté, “An Automated, Complete, Structural Test Solution for SerDes”, Proc. of Int’l Test Conf., pp. 95-104, October 2004.
A. Frisch, T. Almy, “HABIST: Histogram-based Built In Self Test”, Proc. of Int’l Test Conf., pp. 760-767, November 1997.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Sunter, S. (2006). Mixed-Signal Testing and DfT. In: Gizopoulos, D. (eds) Gizopoulos / Advances in ElectronicTesting. Frontiers in Electronic Testing, vol 27. Springer, Boston, MA. https://doi.org/10.1007/0-387-29409-0_9
Download citation
DOI: https://doi.org/10.1007/0-387-29409-0_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-29408-7
Online ISBN: 978-0-387-29409-4
eBook Packages: EngineeringEngineering (R0)