6.17 Conclusion
Constrained-random tests are the only practical way to generate the stimulus needed to verify a complex design. SystemVerilog offers many ways to create a random stimulus and this chapter presents many of the alternatives.
A test needs to be flexible, allowing you either to use the values generated by default or to constrain or override the values so that you can reach your goals. Always plan ahead when creating your testbench by leaving sufficient “hooks” so that you can steer the testbench from the test without modifying existing code.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2006). Randomization. In: Systemverilog for Verification. Springer, Boston, MA. https://doi.org/10.1007/0-387-27038-8_6
Download citation
DOI: https://doi.org/10.1007/0-387-27038-8_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-27036-4
Online ISBN: 978-0-387-27038-8
eBook Packages: EngineeringEngineering (R0)