This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Seraphim D. P., Lasky R., and Li C.-Y. Principles of Electronic Packaging. McGraw_Hill, 1989.
Bakoglu H. B. Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, 1990.
Johnson B., Quarles T., Newton A. R., Pederson D. O., and Sangiovanni-Vicentelli A. SPICE3 Version 3e User’s Manual. University of California, Dpt. of Electrical Engineering and Computer Sciences. University of California. Berkeley, CA, 94720, 1991.
Jr. Blodgett A. J. “Microelectronic Packaging”. Scientific American, 249, July 1983.
Terasawa M., Minami S., and Rubin J. “A Comparison of Thin Film, Thick Film, and Co-Fired High Density Ceramic Multilayer with the Combined Technology: T&T HDCM (Thin Film and Thick Film High Density Ceramic Module”. The Int. Journal for Hybrid Electronics, 6(1), 1983.
Ho C. W., Chance D. A., Bajorek C. H., and Acosta R. E. “The Thin-Film Module as a High-Performance Semiconductor Package”. IBM J. Res. and Develop., 26(3), May 1982.
Lai Z. and Liu J. The nordic electronics packaging guideline. http://extra.ivf.se/ngl/, 2000.
Brown K.M. Physical achitecture of VLSI systems, chapter 2, pages 23–98. John Wiley & Sons, 1994.
Davidson E. E. “Electrical Design of a High Speed Computer Package”. IBM J. Res. Develop., 26(3), May 1982.
Quint D. W., Aziz A., Kaw R., and Perezalonso F. J. “Measurement of R, L, and C Parameters in VLSI Packages”. Hewlett-Packard Journal, October 1990.
Vidano R. P., Cummings J. P., Jensen R. J., Walters W. L., and Helix M. J. “Technology and Design for High Speed Digital Components in Advanced Applications”. In 33rd Electronic Components Conference, 1983.
Val C. M. and Martin J. E. “A New Chip Carrier for High Performance Applications: Integrated Decoupling Capacitor Chip Carrier (IDCC)”. IEEE Trans. on Components, Hybrids and Manufacturing Technology, 6(3), September 1983.
Katopis G. A. “Delta-I Noise Specification for a High_Performance Computing Machine”. Proceedings of the IEEE, 73(9), September 1985.
Senthinathan R. and Prince J. L. “Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices”. IEEE Journal of Solid State Circuits, 26(11), November 1991.
Ruehli A.E. “Equivalent circuit models for three-dimensional multiconductor systems”. IEEE Trans. on Microwave Theory and Techniques, 22(3), March 1974.
Ruehli A. E. “Inductance calculations in a complex integrated circuit environment”. IBM J. of Research and Development, 16, September 1972.
Ramo S., Whinnery J. R., and Van Duzer T. Fields and Waves in Communication Electronics. Wiley and Sons, 2nd edition, 1984.
Kamon M., Tsuk M.J., and White J. “Fasthenry: a multipole-accelerated 3-D inductance extraction program”. IEEE Trans. on Microwave Theory and Techniques, 42(9), September 1994.
Ruehli A.E. and Heeb H. “Circuit models for three-dimensional geometries including dielectrics”. IEEE Trans. on Microwave Theory and Techniques, 40(7), July 1992.
Kamon M. Efficient techniques for inductance extraction of complex 3-d geometries. Master’s thesis, Massachusets Institute of Technology, February 1994.
Martens L. High-frequency characterization of electronic packaging. Kluwer Academic Publishers, 1998.
Wartenberg S.A. RF measurements of die and packages. Artech House, 2002.
Young B. Digital signal integrity. Prentice Hall PTR, 2001.
Jong J.-M. and Tripathi V.K. “Time-domain characterization of interconnect discontinuities in high-speed circuits”. IEEE Trans. on Components, Hybrids and Manufacturing Technology, 15(4), August 1992.
Bruckstein A. and Kailath T. “An inverse scattering framework for several problems in signal processing”. IEEE ASSP Magazine, 4(1), January 1987.
Burkhart S.C. and Wilcox R.B. “Arbitrary pulse shape synthesis via nonuniform transmission lines”. IEEE Trans. on Microwave Theory and Techniques, 38(10), October 1990.
Tsai C.-T. and Yip W.-Y. “An experimental technique for full package inductance matrix characterization”. IEEE Trans. on Components, Packaging and Manufacturing Technology_Part B, 19(2), May 1996.
Young B. and Sparkman A. “Measurement of package inductance and capacitance matrices”. IEEE Trans. on Components, Packaging and Manufacturing Technology_Part B, 19(1), February 1996.
Jeong J., Nam S., Shin Y.S., Kim Y.S., and Jeong J. “Electrical characterization of Ball Grid Array packages from S-Parameter measurements below 500 MHz”. IEEE Trans. on Advanced Packaging, 22(3), August 1999.
Horng T.-S., Wu S.-M., and Shih C. “Complete methodology for electrical modeling of RFIC packages”. IEEE Trans. on Advanced Packaging, 24(4), November 2001.
ANSI/EIA-656A. I/O Buffer Information Specification, 1999.
Vakanas L. P., Cangellaris A. C., and Palusinski O. A. “Scattering Parameter-Based Simulation of Transients in Lossy Nonlinearly Terminated Packaging Interconnections”. IEEE Trans. on Components, Packaging and Manufacturing Technology_Part B, 17(4), November 1994.
Achar R. and nakhla M.S. “Efficient transient simulation of embedded subnetworks characterized by S-parameters in the presence of nonlinear elements”. IEEE Trans. on Microwave Theory and Techniques, 46(12), December 1998.
Ruehli A.E. and Cangellaris A.C. “Progress in the methodologies for the electrical modeling of interconnects and electronic packages”. Proceedings of the IEEE, 89(5), May 2001.
Yee K.S. “Numerical solution of initial boundary value problems involving Maxwell’s equations in isotropic media”. IEEE Trans. on Antennas and Propagation, AP-14:302–307, May 1966.
Moll F. and Fang J. “Extraction of equivalent circuit models of package power supply distribution systems from full wave electromagnetic simulations”. In 7th Topical Meeting on Electrical Performance of Electronic Packaging, October 1998.
Sigrity Inc. SPEED Manual, http://www.sigrity.com edition, 2001.
Avant! Corp. Star-Hspice 2001.2, June 2001.
Moll F. and Roca M. “Effect of package parasitics and crosstalk on signal delay”. In Signal Propagation in Interconnects, 2001.
Moll F., Roca M., Rubio A., and Sicard E. “Analysis and Measurement of Crosstalk-Induced Delay in Integrated Circuits”. In Signal Propagation in Interconnects. Kluwer, 1998.
Garben B., McAllister M.F., Becker W.D., and Frech R. “Mid-Frequency Delta-I Noise Analysis of Complex Computer System Boards with Multiprocessor Modules and Verification by Measurements”. IEEE Trans. on Advanced Packaging, 24(3), August 2001.
Rights and permissions
Copyright information
© 2004 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
(2004). Packaging Interconnects. In: Interconnection Noise in VLSI Circuits. Springer, Boston, MA. https://doi.org/10.1007/0-306-48719-5_4
Download citation
DOI: https://doi.org/10.1007/0-306-48719-5_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7733-3
Online ISBN: 978-0-306-48719-4
eBook Packages: Springer Book Archive