Skip to main content
  • 206 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Ruehli A.E. and Cangellaris A.C. “Progress in the methodologies for the electrical modeling of interconnects and electronic packages”. Proceedings of the IEEE, 89(5), May 2001.

    Google Scholar 

  2. Saraswat K. C. Mohammadi F. “Effect of Scaling of Interconnections on the Time Delay of VLSI Circuits”. IEEE Journal of Solid State Circuits, 17(2), April 1982.

    Google Scholar 

  3. Bakoglu H. B. Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, 1990.

    Google Scholar 

  4. Johnson B., Quarles T., Newton A. R., Pederson D. O., Sangiovanni-Vicentelli A. SPICE3 Version 3e User’s Manual. University of California, Dpt. of Electrical Engineering and Computer Sciences. University of California. Berkeley, CA, 94720, 1991.

    Google Scholar 

  5. Quirk M. Serda J. Semiconductor manufacturing technology. Prentice Hall, 2000.

    Google Scholar 

  6. Lin X. Pramanik D. “Future interconnect technologies and copper metallization”. Solid State Technology, 41(10), October 1998.

    Google Scholar 

  7. Kikkawa T. “Present status and future trend of low-k dielectrics/interconnect technology for ULSI”. In 7th International Symposium on Plasma-and Process-Induced Damage, 2002.

    Google Scholar 

  8. Lin S., Changming Jin, L. Lui, Minghsing Tsai, Daniels M., Gonzalez A., Wetzel J.T., Monnig K.A., Winebarger P.A., Jang S., Yu D., Liang M.S. “Low-k dielectrics characterization for damascene integration”. In IEEE 2001 International Interconnect Technology Conference, 2001.

    Google Scholar 

  9. Donath W.E. “Wire Length Distribution for Placements of Computer Logic”. IBM J. Res. Develop., 25(3), May 1981.

    Google Scholar 

  10. Lai Z. Liu J. The nordic electronics packaging guideline. http://extra.ivf.se/ngl/, 2000.

  11. Davidson E.E. “Electrical Design of a High Speed Computer Package”. IBM J. Res. Develop., 26(3), May 1982.

    Google Scholar 

  12. Katopis G.A. “Delta—I Noise Specification for a High-Performance Computing Machine”. Proceedings of the IEEE, 73(9), September 1985.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science + Business Media, Inc.

About this chapter

Cite this chapter

(2004). Microelectronic Interconnections. In: Interconnection Noise in VLSI Circuits. Springer, Boston, MA. https://doi.org/10.1007/0-306-48719-5_1

Download citation

  • DOI: https://doi.org/10.1007/0-306-48719-5_1

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7733-3

  • Online ISBN: 978-0-306-48719-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics