Skip to main content

Backplane Transceivers

  • Chapter
  • 786 Accesses

Abstract

High-speed serial digital backplane transceivers must equalize broadband channel loss at frequencies up to several GHz. Power dissipation must be minimized to allow for integration of many transceivers on a single IC. This paper will include a system level overview of the electrical backplanes typical in state-of-the-art network equipment. The signal integrity considerations applicable to this channel will be presented. Mixed-signal circuit approaches to implement highly integrated backplane transceivers that are interoperable with conventional binary signaling will be discussed. The tradeoffs of multi-level signaling for future applications will also be covered.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. C. Nguyen, Analysis Methods for RF, Microwave, and Millimeter-Wave Planar Transmission Line Structures, John Wiley, New York.

    Google Scholar 

  2. R.B. Adler, L.J. Chu, Electromagnetic Energy Transmission and Radiation, John Wiley, New York.

    Google Scholar 

  3. AD8152 datasheet, Analog Devices.

    Google Scholar 

  4. H. Veenstra et al., “A 20-Input 20-Output 12.5 Gb/s Cross-Point Switch with Less Than 2ps RMS Jitter,” ISSCC Digest of Technical Papers 46 (2003), pp. 174–175.

    Google Scholar 

  5. H. Bode, “Variable Equalizers,” Bell Syst. Tech J., Apr. 1938.

    Google Scholar 

  6. W. Ellersick, et. al., “A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters in 0.25 μm CMOS,” ISSCC 2001.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Kluwer Academic Publishers

About this chapter

Cite this chapter

Tam, K., Ellersick, W., Soenneker, R. (2003). Backplane Transceivers. In: van Roermund, A., Steyaert, M., Huijsing, J.H. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-48707-1_18

Download citation

  • DOI: https://doi.org/10.1007/0-306-48707-1_18

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7559-9

  • Online ISBN: 978-0-306-48707-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics