This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
R.A. Rutenbar, “Simulated annealing algorithms: An overview,” IEEE Circuits and Devices Magazine, pp. 19–26, Jan. 1989.
R. Gupta and D.J. Allstot, “Parasitic-Aware Design and Optimization of CMOS RF Integrated Circuits,” IEEE RFIC Symposium, pp. 325–328, June 1998.
R. Gupta and D.J. Allstot, “Parasitic-Aware Design and Optimization of CMOS RF Integrated Circuits, IEEE International Microwave Symp., pp. 1847–1850, June 1998.
W. Kruiskamp and D Leenaerts, “Darwin: Cmos opamp synthesis by meansof a genetic algorithm,” IEEE Design Automation Conference, pp. 433–436, 1995.
P. Vancorenland G. Van der Plas, M. Steyaert, G. Gielen, and W. Sansen, “A layout-aware synthesis methodology for RF circuits,” ICCAD, pp. 358–362, 2001.
J. Kennedy, et al., “Particle swarm optimization,” Proc. IEEE Int. Conf. on Neural Networks, vol. 4, pp. 1942–1948, 1995.
R. Eberhart, et al., “A new optimizer using particle swarm theory,” IEEE Int. Symp. On Micro Machine and Human Science, pp. 39–43, 1995.
J.H. Park, K. Y. Choi, and D. J. Allstot, “Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier,” to be published at ASP-DAC, 2003.
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2003). Parasitic-Aware Optimization. In: Parasitic-Aware Optimization of CMOS RF Circuits. Springer, Boston, MA. https://doi.org/10.1007/0-306-48129-4_3
Download citation
DOI: https://doi.org/10.1007/0-306-48129-4_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7399-1
Online ISBN: 978-0-306-48129-1
eBook Packages: Springer Book Archive