Skip to main content

Conclusions

In this chapter, some trade-offs to be faced by an SC circuit designer are proposed. SC technique gained a large popularity in the past and it seems to be mature to be able to give excellent response for the future requirements of mixed-signal systems. However, the actual trends towards scaled-down technology, low-voltage and/or high-frequency systems impose an increased effort in finding new solutions for the SC circuits in order to achieve the required performance in the new conditions.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B. J. Hosticka, R. W. Brodersen and P. R. Gray, “MOS sampled-data recursive filters using switched-capacitor integrators”, IEEE Journal of Solid-State Circuits, vol. SC-12, pp. 600–608, December 1977.

    Google Scholar 

  2. J. T. Caves, M. A. Copeland, C. F. Rahim and S. D. Rosenbaum, “Sampled analog filtering using switched capacitors as resistor equivalents”, IEEE Journal of Solid-State Circuits, pp. 592–599, December 1977.

    Google Scholar 

  3. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing, John Wiley & Sons, 1986.

    Google Scholar 

  4. K. Martin and A. S. Sedra, “Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters”, IEEE Transactions on Circuits and Systems, pp. 822–829, August 1981.

    Google Scholar 

  5. G. C. Temes, “Finite amplifier gain and bandwidth effects in switched-capacitor filters”, IEEE Journal of Solid-State Circuits, pp. 358–361, June 1980.

    Google Scholar 

  6. C. A. Gobet and A. Knob, “Noise analysis of switched-capacitor networks”, IEEE Transactions on Circuits and Systems, pp. 37–43, January 1983.

    Google Scholar 

  7. J. H. Fischer, “Noise sources and calculation techniques for switched-capacitor filters”, IEEE Journal of Solid-State Circuits, pp. 742–752, August 1982.

    Google Scholar 

  8. H. Walscharts, L. Kustermans and W. M. Sansen, “Noise optimization of switched-capacitor biquads”, IEEE Journal of Solid-State Circuits, pp. 445–447, June 1987.

    Google Scholar 

  9. K. Lee and R. G. Meyer, “Low-distortion switched-capacitor filter design techniques”, IEEE Journal of Solid-State Circuits, pp. 1103–1113, December 1985.

    Google Scholar 

  10. R. Castello and P. R. Gray, “Performance limitations in switched-capacitor filters”, IEEE Transactions on Circuits and Systems, pp. 865–876, September 1985.

    Google Scholar 

  11. International Technology Roadmap for Semiconductors, 1999.

    Google Scholar 

  12. C. Enz and G. C. Temes, “Circuit techniques for reducing the effects of opamp imperfections: autozeroing, correlated double sampling, and chopper stabilization”, Proceedings of IEEE, pp. 1584–1614, November 1996.

    Google Scholar 

  13. A.-J. Annema, “Analog circuit performance and process scaling”, IEEE Transactions on Circuits and Systems — part II, pp. 711–725, June 1999.

    Google Scholar 

  14. V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert and W. Sansen, “A 900-mV low-power Delta-Sigma A/D converter with 77-dB dynamic range”, IEEE Journal of Solid-State Circuits, pp. 1887–1897, December 1998.

    Google Scholar 

  15. L. A. Williams, III and B. A. Wooley, “A third-order sigma-delta modulator with extended dynamic range”, IEEE Journal of Solid-State Circuits, pp.193–202, March 1994.

    Google Scholar 

  16. O. Nys and R. K. Henderson, “A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging”, IEEE Journal of Solid-State Circuits, pp. 933–942, July 1997.

    Google Scholar 

  17. G. Nicollini, A. Nagari, P. Confalonieri and C. Crippa, “A-80 dB THD, 4 Vpp switched-capacitor filter for a 1.5 V battery-operated systems”, IEEE Journal of Solid-State Circuits, pp. 1214–1219, August 1996.

    Google Scholar 

  18. J. F. Dickson, “On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique”, IEEE Journal of Solid-State Circuits, pp. 374–378, June 1976.

    Google Scholar 

  19. T. B. Cho and P. R. Gray, “A 10b, 20Ms/s 35mW pipeline A/D converter”, IEEE Journal of Solid-State Circuits, pp. 166–172, March 1995.

    Google Scholar 

  20. J. Crols and M. Steyaert, “Switched-Opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages”, IEEE Journal of Solid-State Circuits, pp. 936–942, August 1994.

    Google Scholar 

  21. A. Baschirotto and R. Castello, “A 1 V 1.8 MHz CMOS Switched-opamp SC filter with rail-to-rail output swing”, IEEE Journal of Solid-State Circuits, pp. 1979–1986, December 1997.

    Google Scholar 

  22. A. Baschirotto, F. Montecchi and R. Castello, “A 15 MHz 20 mW BiCMOS switched-capacitor biquad operating with 150 Ms/s sampling frequency”, IEEE Journal of Solid-State Circuits, pp. 1357–1366, December 1995.

    Google Scholar 

  23. T. Uehara and P. R. Gray, “A 100 MHz A/for PRML magnetic disk channels”, IEEE Journal of Solid-State Circuits, pp. 1606–1613, December 1994.

    Google Scholar 

  24. M. Steyaert, et al., “Custom analog low-power design: the problem of low-voltage and mismatch”, Proceedings of the IEEE Custom Integrated Circuit Conference (CICC97), pp. 285–292, 1997.

    Google Scholar 

  25. K. Bult, “Analog design in deep sub-micron CMOS”, European Solid State Circuit Conference (ESSCIRC 2000), Stokholm, 2000.

    Google Scholar 

  26. A. Hairapetian, “An 81-MHz IF Receiver in CMOS”, IEEE Journal of Solid-State Circuits, pp. 1981–1986, December 1996.

    Google Scholar 

  27. P. Y. Chan, A. Rofougaran, K. A. Ahmed and A. A. Abidi, “A highly linear 1-GHz CMOS downconversion mixer”, European Solid-State Circuits Conference (ESSCIRC 1993), pp. 210–213, Sevilla, Spain, 1993.

    Google Scholar 

  28. D. H. Shen, C.-M. Hwang, B. B. Lusignan and B. A. Wooley, “A 900-MHz RF front-end with integrated discrete-time filtering”, IEEE Journal of Solid-State Circuits, pp. 1945–1954, December 1996.

    Google Scholar 

  29. “CLC5956: 12-bit, 65MSPS Broadband Monolithic A/D Converter”, National Semiconductor.

    Google Scholar 

  30. “ADS807 12-Bit, 53 MHz Sampling Analog-to-Digital Converter”, Burr-Brown.

    Google Scholar 

  31. ”AD6640: 12-Bit, 65MSPS IF Sampling A/D Converter”, Analog Device.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

Baschirotto, A. (2002). Switched-Capacitor Circuits. In: Toumazou, C., Moschytz, G., Gilbert, B., Kathiresan, G. (eds) Trade-Offs in Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47673-8_15

Download citation

  • DOI: https://doi.org/10.1007/0-306-47673-8_15

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7037-2

  • Online ISBN: 978-0-306-47673-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics