Links to Layout and Post Layout Optimization
Links to layout is an important part of the integration between the layout tool and DC.This chapter focussed on all aspects of exchanging data to and from layout tools,in order for DC to perform better optimization and fine-tuning the design.
Issues related to transfer of clock tree information from the layout tool to DC were explained in detail.Cross checking the netlist generated by the layout tool against the original netlist remains a major bottleneck.Various alternatives were provided to the user in order to overcome this issue and choose the right solution.
Starting from how to generate a clean netlist from DC in order to minimize layout problems,this chapter covered placement and floorplanning,clock tree insertion,routing,extraction,and post-layout optimization techniques, including various methods to fix the hold-time violations.At each step, recommendations are provided to facilitate the user in choosing the right direction.
KeywordsParasitic Capacitance Layout Data Delay Calculator Clock Tree Static Timing Analysis
Unable to display preview. Download preview PDF.