Advertisement

BIST for FPGAs and CPLDs

Part of the Frontiers in Electronic Testing book series (FRET, volume 19)

Keywords

Test Phase Test Pattern Opposite Logic Test Vector Transmission Gate 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Kluwer Academic Publishers 2002

Personalised recommendations