BIST for FPGAs and CPLDs
Part of the Frontiers in Electronic Testing book series (FRET, volume 19)
KeywordsTest Phase Test Pattern Opposite Logic Test Vector Transmission Gate
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Unable to display preview. Download preview PDF.
© Kluwer Academic Publishers 2002