Modeling of Nyquist D/A Converters

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan
Part of the The International Series in Engineering and Computer Science book series (SECS, volume 543)


We have given an overview of different models for current-steering D/A converters.

The modeling should be used as a guidance in determining circuit structure, component sizes, etc., in current steering DACs. From the models, we can also calculate the effect of matching errors.

Using the results in this chapter, we are able to simulate and predict the performance of the DAC on a high abstraction level, with for example Matlab, which saves time, over circuit-level simulations. Mostly, static requirements have been addressed but in the same results can be modified to cover AC as well.

Extending the modeling, we can also use measured result from a DAC, and extract information on the process and the parasitic resistance and capacitance in the circuit.


Current Source Quantization Noise Resistance Ratio Output Impedance Matching Error 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    P. Hendriks, “Specifying communication DACs,” IEEE Spectrum, Vol. 34, No. 7, pp. 58–69, July 1997CrossRefGoogle Scholar
  2. [2]
    P. Hendriks, “Tips for Using High-Speed DACs in Communications Design“, IEEE Electronic Design, no. 2, pp. 112–8, Jan. 1998Google Scholar
  3. [3]
    E. Liu and A. Sangiovanni-Vincentelli, “Verification of Nyquist Data Converters Using Behavioral Simulation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 4, April 1995Google Scholar
  4. [4]
    T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, Y. Horiba, “An 80 MHz 8-bit CMOS D/A Converter,” IEEE Journal of Solid-State Circuits, Vol. 21, pp. 983–988, Dec. 1986.CrossRefGoogle Scholar
  5. [5]
    H.J. Schouwenaars, D. W. J. Groeneveld, and H. A. H. Termeer, “A Low-Power Stereo 16-bit CMOS D/A Converter for Digital Audio,” IEEE Journal of Solid-State Circuits, Vol. 23, pp. 1290–1297, Dec. 1988.CrossRefGoogle Scholar
  6. [6]
    J. VandenBussche, G. Van der Plas, G. Gielen, M. Steyaert, W. Sansen, “,” in Proc. of IEEE 1998 Custom Integrated Circuits Conference, CICC’98, pp. 473–6Google Scholar
  7. [7]
    R.J. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Boston: Kluwer Academic Publishers, 1994.CrossRefGoogle Scholar
  8. [8]
    M.J.M Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching Properties of MOS Transistors,” IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433–9, Oct. 1989CrossRefGoogle Scholar
  9. [9]
    J.J. Wikner and N. Tan, “Influence of Circuit Imperfections on the Performance of Current-Steering DACs,” Analog Integrated Circuits and Signal Processing, pp. 7–20, Jan. 1999Google Scholar
  10. [10]
    J.J. Wikner, “Measurement and Simulations of a CMOS DAC Chipset,” Internal Report, LiTH-ISY-R-2086, Linköping University, Sweden, Dec. 1998.Google Scholar
  11. [11]
    J. J. Wikner, “Measurement and Simulations of a CMOS DAC Chipset,” Internal Report, LiTH-ISY-R-2704, Linköping University, Dec. 1998Google Scholar
  12. [12]
    J. Bastos, M. Steyaert, A. Pergoot, and W. Sansen, “Mismatch Characterization of Submicron MOS Transistors,” Analog Integrated Circuits and Signal Processing, Vol. 12, pp. 95–106, 1997CrossRefGoogle Scholar
  13. [13]
    B.E. Jonsson, “Design of Power Supply Lines in High-Performance SI and Current-Mode Circuits,” in Proc. of the 15th Norchip Conf., NORCHIP’97, pp. 245–50, Tallinn, Estonia, Nov. 10–11, 1997Google Scholar
  14. [14]
    K.O. Andersson and J.J. Wikner, “Modeling of the Influence of Graded Element Matching Errors in CMOS Current-Steering DACs,” in Proc. of the 17th NorChip Conf., NORCHIP’99, Oslo, Norway, Nov. 8–9, 1999.Google Scholar
  15. [15]
    C.A.A. Bastiaansen, D. W. J. Groeneveld, H. J. Schouwenaars, and H. A. H. Termeer, “A 10-b 40-MHz 0.8-mm CMOS Current-Output D/A Converter,” IEEE Journal of Solid-State Circuits, Vol. 26, No. 7, pp 917–921, July 1991CrossRefGoogle Scholar
  16. [16]
    J.J. Wikner and N. Tan, “Modeling of CMOS Digital-to-Analog Converters for Telecommunication,” in Proc. 1998 IEEE International Symposium on Circuits and Systems, ISCAS’98, Monterey, California, USA, May, June 1998Google Scholar
  17. [17]
    D.A. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, New York, NY, USA, 1997, 0-471-14448-7zbMATHGoogle Scholar
  18. [18]
    D. Mercer, “A 16-b D/A Converter with Increased Spurious Free Dynamic Range,” IEEE Journal of Solid-State Circuits, vol. 29, pp. 1180–1185, Dec. 1994.CrossRefGoogle Scholar

Copyright information

© Kluwer Academic Publishers 2002

Authors and Affiliations

  • Mikael Gustavsson
  • J. Jacob Wikner
  • Nianxiong Nick Tan

There are no affiliations available

Personalised recommendations