Summary
In this chapter we have discussed the time-interleaved ADC. The performance is limited by mismatches between the channels. Gain and offset errors can be calibrated. A more severe problem is the phase skew errors which increases at high signal frequencies. The most effective way to reduce these errors is to use an input S/H circuit which usually needs an opamp that runs at the full speed of the ADC. The opamp is therefore difficult to design and power consuming. An improved global passive sampling technique that does not need an opamp was introduced. The limitations of the technique was also discussed. The phase skew distortion can be reduced by 10 to 20 dB compared to not using a global sampling technique.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
W. C. Black and D. A. Hodghes, “Time Interleaved Converter Arrays” IEEE J. of Solid-State Circuits, vol. SC-15, no. 6, pp. 1022–29, Dec. 1980.
K. Nagaraj, J. Fetterman, J. Anidjar, S. Lewis and R. G. Renninger, “A 250-mW, 8-b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers” IEEE J. of Solid-Stale Circuits, vol. 32, no. 3, p.312–20, March 1997.
Y. C. Jenq, “Digital Spectra of Nonuniformly Sampled Signals: Fundamentals and High-Speed Waveform Digitizers” IEEE Trans. on Instrumentation and Measurement, vol. 37, no. 2, pp. 245–51, June 1988.
A. Petraglia and S. K. Mitra, “Analysis of Mismatch Effects Among A/D Converters in a Time-Interleaved Waveform Digitizer” IEEE Trans. on Instrumentation and Measurement, vol. 40, no. 5, pp. 831–5, Oct. 1991.
J. B. Simoes, J. Landeck and C. M. B. A. Correia, “Nonlinearity of a Data-Acquisition System with Interleaving/Multiplexing” IEEE Trans. Instrumentation and Measurement, vol. 46, no. 6, pp. 1274–79, Dec. 1997.
K. Y. Kim, N. Kusayanagi and A. A. Abidi, “A 10-b, 100-MS/s CMOS A/D Converter” IEEE J. of Solid-State Circuits, vol. 32, no. 6, pp. 302–11, Dec. 1997.
K. Poulton., J. J. Corcoran and T. Hornak, “A 1-GHz 6-bit ADC System”. IEEE J. of Solid-State Circuits, vol. SC-22, no. 6, pp. 962–70, Dec. 1987.
K. Nakamura, M. Hotta, L. R. Carley and D. J. Allstot, “An 85 mW, 10 b, 40 Msample/s CMOS Parallel-Pipelined ADC” IEEE J. of Solid-State Circuits, vol. 30, no. 6, pp. 173–83, Dec. 1995.
H. Jin, E. Lee and M. Hassoun, “Time-Interleaved A/D Converter with Channel Randomization”, IEEE Intern. Symp. on Circuits and Systems, ISCAS-97, vol. 1, pp. 425–8, 1997.
A. N. Karanicolas, H. S. Lee and K. L. Bacrania, “A 15-b 1 Msample/s Digitally Self-Calibrated Pipeline ADC” IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp. 1207–15, Dec. 1993.
E. G. Soenen and R. L. Geiger, “An Architecture and an Algorithm for Fully Digital Correction of Monolithic Pipelined ADC’s” IEEE Trans. on Circuits and Systems-II, vol. 42, no. 3, pp. 143–53, March 1995.
T. H. Shu, B. S. Song and K. Bacrania, “A 13-b 10-Msample/s ADC Digitally Calibrated with Oversampling Delta-Sigma Converter” IEEEJ. of Solid-State Circuits, vol. 30, no. 4, p. 443–52, April 1995.
U. K. Moon, B. S. Song, “Background Digital Calibration Techniques for Pipelined ADCs” IEEE Trans. on Circuits and Systems-II, Vol. 44, No. 2, pp. 102–9, February 1997.
K. Dyer, D. Fu, P. Hurst and S. Lewis, “A Comparison of Monolithic Background Calibration in Two Time-Interleaved Analog-to-Digital Converters” IEEE 1998 Intern. Symp. on Circuits and Systems, lSCAS-98, vol 1. pp. 13–16, 1998.
Y. C. Jenq, “Digital Spectra of Nonuniformly Sampled Signals: A Robust Sampling Time Offset Estimation Algorith for Ultra High-Speed Waveform Digitizers Using Interleaving” IEEE Trans. on Instrumentation and Measurement, vol. 39, no. 1, pp. 71–75, Feb. 1990.
A. Petraglia and S. K. Mitra, “High-Speed A/D Conversion Incorporating a QMF Bank” IEEE Trans. on Instrumentation and Measurement, vol. 41, no. 3, pp. 427–31, June 1992.
S. R. Velazques, Hybrid Filter Banks for Analig/Digital Conversion, Ph.D. Thesis at Massachusetts Institute of Technology, June 1997.
R. Khoini-Poorfard, L. B. Lim and D. A. Johns, “Time-Interleaved Oversampling A/D Converters: Theory and Practice” IEEE Trans. on Circuits and Systems-II, vol. 44, no. 8, pp. 634–45, Aug. 1997.
S. K. Kong and W. H. Ku, “Effects of Non-Ideal Hadamard Modulators on the Performance of PDS ADC” Electronics Letters, vol. 33, no. 2, p. 109–10, 16th Jan. 1997.
T. C. Choi and R. W. Brodersen, “Considerations for High-Frequnency Switched-Capacitor Ladder Filters” IEEE Trans. on Circuits and Systems., vol. cas-27, no. 6, pp. 545–52, June 1980.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Gustavsson, M., Wikner, J.J., Tan, N.N. (2002). Time-Interleaved A/D Converters. In: CMOS Data Converters for Communications. The International Series in Engineering and Computer Science, vol 543. Springer, New York, NY. https://doi.org/10.1007/0-306-47305-4_10
Download citation
DOI: https://doi.org/10.1007/0-306-47305-4_10
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-0-7923-7780-1
Online ISBN: 978-0-306-47305-0
eBook Packages: Springer Book Archive