Advertisement

Temperature-dependent Electromigration Reliability

Chapter

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    J. R. Black, “Electromigration failure modes in aluminum metalization for semiconductor devices,” Proceedings of the IEEE, vol. 57, pp. 1587–1594, Sept. 1969.Google Scholar
  2. [2]
    K. Hinode, T. Furusawa, and Y. Homma, “Dependence of electromigration lifetime on the square of current density,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 317–326, 1993.Google Scholar
  3. [3]
    M. Sakimoto, T. Itoo, T. Fujii, H. Yamaguchi, and K. Eguchi, “Temperature measurement of AI metallization and the study of Black’s model in high current density,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 333–341, 1995.Google Scholar
  4. [4]
    J. M. Towner and E. P. van de Ven, “Aluminum electromigration under pulsed DC conditions,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 36–39, 1983.Google Scholar
  5. [5]
    L. Brooke, “Pulsed current electromigration failure model,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 136–139, 1987.Google Scholar
  6. [6]
    J. A. Maiz, “Characterization of electromigration under bidirectional (BC) and pulsed unidirectional (PDC) currents,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 220–228, 1988.Google Scholar
  7. [7]
    J. J. Clement, “Vacancy supersaturation model for electromigration failure under DC and pulsed DC stress,” Journal of Applied Physics, vol. 91, pp. 4264–4268, May 1992.Google Scholar
  8. [8]
    J. Tao, N. Cheung, and C. Hu, “An electromigration failure model for interconnects under pulsed and bidirectional current stressing,” IEEE Transactions on Electron Devices, vol. 41, pp. 539–545, Apr. 1994.Google Scholar
  9. [9]
    B. K. Liew, N. Cheung, and C. Hu, “Projecting interconnect electromigration lifetime for arbitrary current waveforms,” IEEE Transactions on Electron Devices, vol. 37, pp. 1343–1351, May 1990.Google Scholar
  10. [10]
    J. Tao, K. Young, C. A. Pico, N. Cheung, and C. Hu, “Electromigration characteristics of AI/W via contact under unidirectional and bidirectional current conditions,” in Proceedings of the IEEE VLSI Multilevel Interconnection Conference, pp. 390–392, 1991.Google Scholar
  11. [11]
    J. Tao, N. Cheung, and C. Hu, “Metal electromigration damage healing under bidirectional current stress,” IEEE Electron Device Letters, vol. 14, pp. 554–556, Dec. 1993.Google Scholar
  12. [12]
    L. M. Ting, J. S. May, W. R. Hunter, and J. W. McPherson, “AC electromigration characterization and modeling of multilayered interconnects,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 311–316, 1993.Google Scholar
  13. [13]
    J. Tao, N. W. Cheung, and C. Hu, “Modeling electromigration lifetime under bidirectional current stress,” IEEE Electron Device Letters, pp. 476–478, Nov. 1995.Google Scholar
  14. [14]
    T. Kwok, “Effect of metal line geometry on electromigration lifetime in Al-Cu submicron interconnects,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 185–191. 1988.Google Scholar
  15. [15]
    B. N. Agarwala, M. J. Attardo, and A. P. Ingraham, “Dependence of electromigration-induced failure time on length and width of aluminum thin-film conductors,” Journal of Applied Physics, vol. 41, pp. 3954–3960, Oct. 1970.Google Scholar
  16. [16]
    T. Kwok, J. Finnegan, and D. Johnson, “Effect of linelength and bend structure on electromigration lifetime in AI-Cu submicron interconnects,” in Proceedings of the IEEE VLSI Multilevel Interconnection Conference, pp. 436–445, 1988.Google Scholar
  17. [17]
    T. Nogami, S. Oka, K. Naganuma, T. Nakata, C. Maeda, and O. Haida, “Electromigration lifetime as a function of line length or step number,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 366–372, 1992.Google Scholar
  18. [18]
    D. F. Frost and K. F. Poole, “A method for predicting VLSI-device reliability using series models for failure mechanisms,” IEEE Transactions on Reliability, vol. R-36, pp. 234–242, June 1987.Google Scholar
  19. [19]
    J. E. Hall, D. E. Hocevar, P. Yang, and M. J. McGraw, “SPIDER-A CAD system for modeling VLSI metallization patterns,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-36, pp. 1023–1031, Nov. 1987.Google Scholar
  20. [20]
    L. W. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuits. PhD thesis, Dept. of Electrical Engineering, University of California at Berkeley, 1975.Google Scholar
  21. [21]
    D. F. Frost and K. F. Poole, “RELIANT: A reliability analysis tool for VLSI interconnects,” IEEE Journal of Solid-State Circuits, vol. 24, pp. 458–462, Apr. 1989.Google Scholar
  22. [22]
    D. A. Haeussler and K. F. Poole, “CURRANT: A current prediction software tool using a switch-level simulator,” in IEEE Southeastern’ 89 Proceedings, pp. 946–948, 1989.Google Scholar
  23. [23]
    R. H. Tu, E. Rosenbaum, W. Y. Chan, C. C. Li, E. Minami, K. Quader, P. K. Ko, and C. Hu, “Berkeley reliability tools-BERT,”. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, pp. 1524–1534, Oct. 1993.Google Scholar
  24. [24]
    T. S. Hohol and L. A. Glasser, “RELIC: A reliability simulator for integrated circuits,” in Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, pp. 517–520, Nov. 1986.Google Scholar
  25. [25]
    B. J. Sheu, W.-J. Hsu, and B. W. Lee, “An integrated circuit reliability simulator-RELY,” IEEE Journal of Solid-State Circuits, vol. 24. pp. 473–477, Apr. 1989.Google Scholar
  26. [26]
    F. N. Najm, R. Burch, P. Yang, and I. N. Hajj, “CREST-a current estimation for CMOS circuits,” in Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, pp. 204–207, 1988.Google Scholar
  27. [27]
    F. N. Najm, R. Burch, P. Yang, and I. N. Hajj, “Probabilistic simulation for reliability analysis of CMOS VLSI circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, pp. 439–450, Apr. 1990.Google Scholar
  28. [28]
    F. N. Najm, I. N. Hajj, and P. Yang, “An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.10, pp. 1372–1381, Nov. 1991.Google Scholar
  29. [29]
    C. C. Teng, Y. K. Cheng, E. Rosenbaum, and S. M. Kang, “Hierarchical electromigration reliability diagnosis for VLSI interconnects,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 752–757, June 1996.Google Scholar
  30. [30]
    C. C. Teng, Y. K. Cheng, E. Rosenbaum, and S. M. Kang, “ITEM: A new electromigration (EM) reliability diagnosis tool using electrothermal timing simulation,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 172–179, 1996.Google Scholar
  31. [31]
    Y. K. Cheng, P. Raha., C. C. Teng, E. Rosenbaum, and S. M. Kang, “ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, pp. 668–681, Aug. 1998.Google Scholar
  32. [32]
    R. M. Iimura, “iCHARM: Hierarchical CMOS circuit extraction with power bus extraction,” Master’s thesis, Dept. of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1990.Google Scholar
  33. [33]
    H. A. Schafft, “Thermal analysis of electromigration test structures,” IEEE Transactions on Electron Devices, pp. 664–672, Mar. 1987.Google Scholar
  34. [34]
    A. A. Bilotti, “Static temperature distribution in IC chips with isothermal heat source,” IEEE Transactions on Electron Devices, pp. 217–226. Mar. 1974.Google Scholar
  35. [35]
    H. Katto, M. Harada, and Y. Higuchi, “Wafer-level JRAMP and JCONSTANT electromigration testing of conventional and SWEAT patterns assisted by a thermal and electrical simulator,” in Proceedings of the IEEE International Reliability Physics Symposium, pp. 85–88, 1991.Google Scholar
  36. [37]
    S. L. Su, Extraction of MOS VLSI Circuits Models Including Critical Interconnect Parasities. PhD thesis, Dept. of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1987.Google Scholar
  37. [38]
    S. L. Su, V. B. Rao, and T. N. Trick, “HPEX: A hierarchical parasitic circuit extractor,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 566–569, 1987.Google Scholar
  38. [39]
    Y. C. Lee, H. T. Ghaffari, and J. M. Segelken, “Internal thermal resistance of a multi-chip packaging design for VLSI based system,” IEEE Transactions on Components, Hybrids and Manufacturing Technology, pp. 163–169, June 1989.Google Scholar
  39. [40]
    J. W. Stroming, VHDL Synthesis of the Two-Dimensional Discrete Cosine Transform. PhD thesis, Dept. of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1995.Google Scholar

Copyright information

© Kluwer Academic Publishers 2002

Personalised recommendations