Advertisement

Power Analysis for CMOS Circuits

Chapter
  • 110 Downloads

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    N. R. Shanbhag, “Lower bounds on power-dissipation for dsp algorithms,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 43–48, 1996.Google Scholar
  2. [2]
    A. Tyagi, “Entropic bounds on fsm switching,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 323–328, 1996.Google Scholar
  3. [3]
    S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, “Achievable bounds on signal transition activity,” in Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, pp. 126–129, 1997.Google Scholar
  4. [4]
    D. Marculescu, R. Marculescu, and M. Pedram, “Theoretical bounds for switching activity analysis in finite-state machines,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 36–41, 1998.Google Scholar
  5. [5]
    L. P. Yuan, Power and voltage drop analyses in VLSI circuits. PhD thesis, Dept. of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1999.Google Scholar
  6. [6]
    C. Y. Tsui, M. Pedram, and A. M. Despain, “Power efficient technology decomposition and mapping under an extended power consumption model,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 9, pp. 1110–1122, 1985.Google Scholar
  7. [7]
    H. J. M. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits,” IEEE Journal of Solid-State circuits, vol. 19, no. 8, pp. 468–473, 1984.Google Scholar
  8. [8]
    N. Hedenstierna and K. O. Jeppson, “CMOS circuit speed and buffer optimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 6, no. 2, pp. 270–28I, 1987.CrossRefGoogle Scholar
  9. [9]
    T. Sakurai and A. R. Newton, “Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,” IEEE Journal of Solid-State Circuits, vol. 25, no. 2, pp. 584–594, 1990.CrossRefGoogle Scholar
  10. [10]
    S. R. Vemuru and N. Scheinberg, “Short-circuit power dissipation estimation for CMOS logic gates,” IEEE Transactions on Circuits and Systems, vol. 41, no. 11, pp. 762–765, 1994.Google Scholar
  11. [11]
    A. Alvandpour, P. Larsson-Edefors, and C. Svensson, “Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 245–258, 1998.Google Scholar
  12. [12]
    A. Chandrakasan, I. Yang, C. Vieri, and D. Antoniadis, “Design consideration and tools for low-voltage digital system design,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 113–118, 1996.Google Scholar
  13. [13]
    Z. Chen, M. Johnson, L. Wei, and K. Roy, “Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 239–244, 1998.Google Scholar
  14. [14]
    J. P. Halter and E Najm, “A gate-level leakage power reduction method for ultra-low-power CMOS circuits,” in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 475–478, 1997.Google Scholar
  15. [15]
    M. Nemani and F. Najm, “High-level area and power estimation for VLSI circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 6, pp. 697–713, 1999.CrossRefGoogle Scholar
  16. [16]
    S. M. Kang, “Accurate simulation of power dissipation in VLSI circuits,” IEEE Journal of Solid-State Circuits, vol. 21, pp. 889–891, Oct. 1986.Google Scholar
  17. [17]
    Y. K. Cheng, P. Raha., C. C. Teng, E. Rosenbaum, and S. M. Kang, “ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, pp. 668–681, Aug. 1998.Google Scholar
  18. [18]
    F. Dresig, P. Lanches, O. Rettig, and U. G. Baitinger, “Simulation and reduction of CMOS power dissipation at logic level,” in Proceedings of the European Design Automation Conference, pp. 341–346, 1993.Google Scholar
  19. [19]
    M. A. Cirit, “Estimating dynamic power consumption of CMOS circuits,” in Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, pp. 534–537, 1987.Google Scholar
  20. [20]
    F. Najm, R. Burch, P. Yang, and I. Hajj, “CREST: A current estimator for CMOS circuits,” in Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, pp. 204–207, 1988.Google Scholar
  21. [21]
    F. Najm, “Transition density: a new measure of activity in digital circuits,” IEEE Transactions on Computer-Aided Design of lntegrated Circuits and Systems, vol. 12, no. 2, pp. 310–323, 1993.Google Scholar
  22. [22]
    R. E. Bryant, “Graph-based algorithms for Boolean function manipulation,” IEEE Transactions on Computers, vol. 35, pp. 677–691, Aug. 1986.Google Scholar
  23. [23]
    P. L. Meyer, Introductory Probability and Statistical Applications. Addison-Wesley, 1970.Google Scholar
  24. [24]
    R. Burch, F. Najm, P. Yang. and T. Trick, “McPOWER: A Monte Carlo approach to power estimation,” in Proceedings of theACM/IEEE International Conference on Computer-Aided Design, pp. 90–97, 1992.Google Scholar
  25. [25]
    M. G. Xakellis and F. N. Najm, “Statistical estimation of the switching activity in digital circuits,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 728–733, June 1994.Google Scholar
  26. [26]
    L. P. Yuan, C. C. Teng, and S. M. Kang, “Nonparametric estimation of average power dissipation in CMOS VLSI circuits,” in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 225–228, 1996.Google Scholar
  27. [27]
    C. Y. Tsui, M. Pedram, and A. M. Despain, “Exact and approximate methods for calculating signal and transition probabilities in FSMs,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 18–23, 1994.Google Scholar
  28. [28]
    A. Papoulis, Probability, Random Variables and Stochastic Processes. New York: McGraw-Hill. 1984.Google Scholar
  29. [29]
    F. Najm, S. Goel, and I. Hajj, “Power estimation in sequential circuits,”in Proceedings of the ACM/IEEE Design Automation Conference, pp. 635–640, 1995.Google Scholar
  30. [30]
    T. L. Chou and K. Roy, “Statistical estimation of sequential circuit activity,” in Proceedings of the ACM/IEEE International Conference on Computer-Aided Design, pp. 34–37, 1995.Google Scholar
  31. [31]
    L. P. Yuan, C. C. Teng, and S. M. Kang, “Statistical estimation of average power dissipation in sequential circuits,” in Proceedings of the ACM/IEEE Design Automation Conference, pp. 377–382, 1997.Google Scholar

Copyright information

© Kluwer Academic Publishers 2002

Personalised recommendations