Summary
A variety of simulation techniques and tools are available for speeding up the functional simulation process. As the time and cost to verify SOC designs increase, more efficient simulation methodologies need to be adopted.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Riches Stuart, Abrahams Martin. Practical approach to improving ASIC verification efficiency, Integrated System Design, July 1998.
Swami Ravi, Mandava Babu. Interconnect verification forms the linchpin of a DSL VDSM design, Integrated System Design, March 1999.
Averill R M, Barkley K G, .... Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors, Journal of research and development, Vol. 43, No. 5/6-IBM S/390 Server G5/G6, 1999.
Bassak Gil. Focus report: HDL simulators, Integrated System Design, June 1998.
Cox Steve. Expose design bugs with transaction-based verification, Electronics Engineer, July 1998.
Doerre George, Colbourne Richard, .... Using advanced design methodology with first-time-success to speed time-to-market, IBM-MicroNews, First quarter 2000, Vol. 6, No. 1.
Sullivan Janine. Design verification tools: A buyer’s guide, Communication System Design, June 2000, www.csdmag.com.
Singletary Alan. Run it first, then build it-Core emulation in IBM microelectronics, IBM-MicroNews, Vol. 4, No. 1.
Balph Tom, Li Wilson. Hardware emulation accelerates HDL functional verification, Integrated System Design, April 1998.
Raam Michael, Accelerator speeds HW/SW co-verification, EE Times, 6/5/00, www.eetimes.com.
Shieh Eric. Reconfigurable computing acclerates verification, Integrated System Design, January 2000.
Tuck Barbara. Emulation steps up to verify complex designs, Computer Design, February 1997.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Simulation. In: System-on-a-Chip Verification. Springer, Boston, MA. https://doi.org/10.1007/0-306-46995-2_5
Download citation
DOI: https://doi.org/10.1007/0-306-46995-2_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7279-0
Online ISBN: 978-0-306-46995-4
eBook Packages: Springer Book Archive