Integrated block-processing and design-space exploration in temporal partitioning for RTR architectures

  • Meenakshi Kaul
  • Ranga Vemuri
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1586)


We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior specifications. We propose block-processing in the temporal partitioning framework for reducing the reconfiguration overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by processing several inputs simultaneously. Block-processing technique has been integrated with task-level design space exploration to achieve designs that justify temporal partitioning of systems. An ILP-based methodology has been proposed to solve this problem. We present experimental results for the Discrete Cosine Transform (DCT).


Execution Time Discrete Cosine Transform Design Point Task Graph Design Space Exploration 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    R. D. Hudson, D. I. Lehn and P. M. Athanas, “A Run-Time Reconfigurable Engine for Image Interpolation”, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 88–95.Google Scholar
  2. 2.
    M. Vasiliko and D. Ait-Boudaoud, “Architectural Synthesis for Dynamically Reconfigurable Logic”, International Workshop on Field-Programmable Logic and Applications, FPL 1996, pp. 290–296.Google Scholar
  3. 3.
    M. B. Gokhale and J. M. Stone, “NAPA C:Compiling for Hybrid RISC/FPGA Architectures”, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 126–135.Google Scholar
  4. 4.
    I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, “A Unified Specification Model of Concurrency and Coordination for Synthesis from VHDL”, International Conference on Information Systems, Analysis and Synthesis, ISAS 1998, pp. 771–778.Google Scholar
  5. 5.
    I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri, “An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures”, Reconfigurable Architectures Workshop in 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing, IPPS/SPDP 1998, pp. 37–42.Google Scholar
  6. 6.
    S. Govindarajan, I. Ouaiss, M. Kaul, V. Srinivasan and R. Vemuri, “An Effective Design Approach for Dynamically Reconfigurable Architectures’, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 312–313.Google Scholar
  7. 7.
    M. Kaul and R. Vemuri, “Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures”, Design and Test in Europe, DATE 1998, pp. 389–396.Google Scholar
  8. 8.
    M. Kaul, R. Vemuri, S. Govindarajan and I. Ouaiss, “An Automated Temporal Partitioning Tool for a class of DSP applications”, Workshop on Reconfigurable Computing in International Conference on Parallel Architectures and Compilation Techniques, PACT 1998, pp. 22–27.Google Scholar
  9. 9.
    S. Trimberger, “Scheduling designs into a Time-Multiplexed FPGA”, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 1998, pp. 153–160.Google Scholar
  10. 10.
    J. Roy, N. Kumar and R. Vemuri, “DSS: A Distributed High-Level Synthesis System for VHDL Specifications”, IEEE Design and Test of Computers, v9, n2, June 1992, pp. 18–32.CrossRefGoogle Scholar
  11. 11.
    R. Dutta et. al. “Distributed Design Space Exploration for High-Level Synthesis Systems”, 29th Design Automation Conference, DAC 1992, pp. 644–650.Google Scholar
  12. 12.
    M. Wolf, High Performance Compilers for Parallel Computing, Addison-Wesley Publishers, 1996.Google Scholar
  13. 13.
    S. Y. Kung, VLSI Array Processors, Prentice Hall 1988.Google Scholar
  14. 14.
    S. Trimberger, “A Time-Multiplexed FPGA”, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1997, pp. 22–28.Google Scholar
  15. 15.
    WILDFORCE Reference Manual, Document #1189—Release Notes, Annapolis Micro Systems, Inc. Google Scholar
  16. 16.
    N. Narasimhan, V. Srinivasan, M. Vootukuru, J. Walrath, S. Govindarajan and R. Vemuri, “Rapid Prototyping of Reconfigurable Coprocessors”, International Conference on Application-Specific Systems, Architectures and Processors, 1996.Google Scholar
  17. 17.
    G.K. Wallace, “The JPEG Still Picture Compression Standard”, ACM Communications, 1991.Google Scholar

Copyright information

© Springer-Verlag 1999

Authors and Affiliations

  • Meenakshi Kaul
    • 1
  • Ranga Vemuri
    • 1
  1. 1.Department of ECECSUniversity of CincinnatiCincinnati0030

Personalised recommendations