A survey of reconfigurable computing architectures

  • B. Radunović
  • V. Milutinović
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)


In this paper, a survey of reconfigurable computing is presented. There have been other surveys in this field, but none as exhaustive as this one tries to be. The main goal of this paper is to consider a large variety of different approaches to the field of reconfigurable computing, and to make a thorough classification. This classification is aimed at helping the understanding of the current systems, as well as the development of new systems. We first define the classification criteria and the classification itself. Each class is described briefly. Next, we classify the existing systems, based on their dominating characteristic, and finally we list each surveyed system under one of the classification classes. Each presented example is described using the same template (authors, essence of the approach, details of interest, advantages, drawbacks).


Interconnection Network Evolvable Hardware Execution Unit Reconfigurable System Dataflow Graph 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    G. Estrin, et al., “Parallel Processing in a Restructurable Computer System,” IEEE Trans. Electronic Computers, December 1963, pp. 747–755.Google Scholar
  2. [2]
    E. Sanchez, et al., “Static and Dynamic Configurable Systems,” Submitted to IEEE Transactions on Computers, 1998.Google Scholar
  3. [3]
    E. Waingold, et al., “Baring it all to Software: Raw Machines,” IEEE Computer, September 1997, pp. 86–93.Google Scholar
  4. [4]
    E. Mirsky, A. DeHon, “MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,” Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April 1996, pp. 157–166.Google Scholar
  5. [5]
    R.W. Hartenstein, et al, “A Reconfigurable Data-Driven ALU for Xputers,” IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, Napa, CA., April 1994.Google Scholar
  6. [6]
    R. W. Hartenstein, et al., “A Novel Sequencer Hardware for Application Specific Computing,” ASAP'97, Zurich, Switzerland, July 1997Google Scholar
  7. [7]
    R. W. Hartenstein, “The Microprocessor is no more General Purpose: why Future Reconfigurable Platform will win,” Proceedings of the International Conference on Innovative Systems in Silicon, October 1997.Google Scholar
  8. [8]
    C. Ebeling, et al, “RaPiD — Reconfigurable Pipelined Datapath,” Proceedings of the 6th International Workshop on Field-Programmable Logic and Applications, FPL '96, Darmstadt, Germany, September 1996.Google Scholar
  9. [9]
    Moshe Sipper, et al., “The Firefly Machine: Online Evolware,” Proceedings, ICEC'97, April 97, pp. 181–186.Google Scholar
  10. [10]
    A. Thompson, “An evolved circuit, intrinsic in silicon, entwined with physics,” Proc. 1st Int. Conf. Evolvable Systems: From Biology to Hardware (ICES96) (Lecture Notes in Computer Science). Heidelberg: Springer-Verlag, 1997.Google Scholar
  11. [11]
    M. Gokhale, et al., “Building and Using a Highly Parallel Programmable Logic Array,” Computer, January 1991, pp. 81–89.CrossRefGoogle Scholar
  12. [12]
    J.Vuillemin, et al., “Programmable Active Memories: Reconfigurable systems Come of Age,” IEEE Transactions on VLSI, Vol 4, No. 1, March 1996.Google Scholar
  13. [13]
    P. M. Athanas, H. F. Silverman, “Processor Reconfiguration Through Instruction-Set Metamorphosis,” IEEE Computer, March 1993, pp. 11–18.Google Scholar
  14. [14]
    J.-O. Haenni, et al., “RENCO: A Reconfigurable Network Computer,” submitted to: 6 th IEEE Symposium on FPGAs for Custom Computing Machines Google Scholar
  15. [15]
    C. Iseli, E. Sanchez, “Spyder: A SURE (SUperscalar and REconfigurable) Processor, “The Journal of Supercomputing, Vol 9. 1995, pp. 231–252.CrossRefGoogle Scholar
  16. [16]
    M.J. Wirthlin, B. L. Hutchings, “A Dynamic Instruction Set Computer,” Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1995, pp. 99–107.Google Scholar
  17. [17]
    J. R. Hauzer, J. Wawrzynek, “GARP: A MIPS Processor with a Reconfigurable Coprocessor,” Proceedings of the IEEE Symposium on FPGAsfor Custom Computing Machines, April 1997. pp. 12–21.Google Scholar
  18. [18]
    D. A. Buell, J.M. Arnold, W.J. Kleinfelder, Splash 2: FPGAs in Custom Computing Machine, IEEE Computer Society Press, Los Alamitos, California, 1996.Google Scholar
  19. [19]
    T. Yamauchi, et al., “SOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Metod,” Proceedings of the IEEE Symposium on FPGAsfor Custom Computing Machines, April 1996, pp. 148–156.Google Scholar
  20. [20]
    A. DeHon, “Specialization versus Configuration,” MIT Transit Note #113Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1998

Authors and Affiliations

  • B. Radunović
    • 1
  • V. Milutinović
    • 1
  1. 1.Department of Computer EngineeringSchool of Electrical EngineeringBelgradeYugoslavia

Personalised recommendations