A transmutable telecom system

  • Toshiaki Miyazaki
  • Kazuhiro Shirakawa
  • Masaru Katayama
  • Takahiro Murooka
  • Atsushi Takahara
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)


We have developed a novel transmutable system for telecommunications, which features both reconfigurability and high performance. There are two key innovations. One is a board-level modularity concept that allows different functions to be implemented on different boards individually. The other is a high-speed serial link mechanism that provides excellent inter-board communications without sacrificing performance. Our system is distinguished from conventional ASIC emulators by its ability to provide a real-world execution environment, which enables us to connect the system to other telecommunications systems directly.


Asynchronous Transfer Mode Network Serial Link FPGA Board Virtual Computer Reordering Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    A. Tsutsui, T. Miyazaki, K. Yamada, and N. Ohta, “Special Purpose FPGA for High-speed Digital Telecommunication Systems,” Proc. ICCD'95, pp. 486–491, October 1995.Google Scholar
  2. 2.
    K. Hayashi, T. Miyazaki, K. Shirakawa, K. Yamada, and N. Ohta, “Reconfigurable Real-Time Signal Transport System using Custom FPGAs,” Proc. FCCM'95, pp. 68–75, April 1995.Google Scholar
  3. 3.
    K. Yamada, K. Hayashi and T. Fujii, “Achieving ATM Shaping Function using Programmable Adapter”, Proc. GLOBECOM'96, pp. 67–71, 1996.Google Scholar
  4. 4.
    R. O. Onvural, “Asynchronous Transfer Mode Networks: Performance Issues — 2Rev. ed.,” Readings, Artech House, Inc., 1995.Google Scholar
  5. 5.
    Aptix Corp., “Aptix System Explorer,” Brochure, (http://www.aptix.com).Google Scholar
  6. 6.
    Quickturn Design Systems, Inc., “System Realizer M3000/M250”, Brochure, (http://www.qcktrn.com).Google Scholar
  7. 7.
    Zycad Corp., “Paradigm XP,” Data sheet, (http://www.zycan.com).Google Scholar
  8. 8.
    Quickturn Design Systems, Inc., “CoBALT Emulation System,” Brochure, (http://www.qcktrn.com).Google Scholar
  9. 9.
    S. A. Guccione, “List of FPGA-based Computing Machines,” (http:/www.io.com/~guccione/HW_list.html).Google Scholar
  10. 10.
    D. A. Buell, J. M. Arnold, and W. J. Kleinfelder, “Splash 2: FPGAs in a Custom Computing Machine,” Readings, IEEE Computer Society Press, 1996.Google Scholar
  11. 11.
    Virtual Computer Corp., “Distributed Virtual Computer,” Brochure, (http://www.vcc.com/products/dvc.html).Google Scholar
  12. 12.
    I. HadŽić and J. M. Smith, “P4: A Platform for FPGA Implementation of Protocol Boosters,” Proc. FPL'97 (Springer LNCS 1304), pp.438–447, September 1997.Google Scholar
  13. 13.
    -, “CompactPCI Specification Short Form: PICMG 2.0 R2.0,” PCI Industrial Computers Manufacturers Group, February 1997. (http://www.picmg.com)Google Scholar
  14. 14.
    Integrated Deveice Technology, Inc., “High Speed 128K (8k × 16 bit) Sequential Access Random Access Memory (SARAM),” IDT70825S/L Data sheet, December 1995. (http://www.idt/com)Google Scholar
  15. 15.
    Wind River Systems, Inc., “VxWorks Programmer's Guide 5.2,” Manual, March 1995.Google Scholar
  16. 16.
    I-Cube, Inc., “IQ Family Data Sheet,” December 1995.Google Scholar
  17. 17.
    -, “IEEE Standard Test Access Port and Boundary-Scan Achitecture,” IEEE Std 1149.1, IEEE Computer Society, 1993.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1998

Authors and Affiliations

  • Toshiaki Miyazaki
    • 1
  • Kazuhiro Shirakawa
    • 1
  • Masaru Katayama
    • 1
  • Takahiro Murooka
    • 1
  • Atsushi Takahara
    • 1
  1. 1.NTT Optical Network Systems LaboratoriesYokosukaJapan

Personalised recommendations