Dynamic specialisation of XC6200 FPGAs by partial evaluation

  • Nicholas McKay
  • Satnam Singh
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)

Abstract

This paper describes preliminary results of dynamically specialising Xilinx XC6200 FPGA circuits using partial evaluation. This method provides a systematic way to manage the complexity of dynamic reconfiguration in the special case where a general circuit is specialised with respect to a slowly changing input. We describe how we address the verification and run-time support issues which are raised when one modifies a circuit at run-time.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    T. Kean, B. New, B. Slous. A Multiplier for the XC6200. Sixth International Workshop on Field Programmable Logic and Applications. Darmstadt, 1996.Google Scholar
  2. 2.
    H. T. Kung. Why Systolic Architectures. IEEE Computer. January 1982.Google Scholar
  3. 3.
    National Bureau of Standards. Data Encryption Standard (DES), Technical Report, National Bureau of Standards (USA), Federal Information Processing Standards, Publication 46, National Technical Information Services, Springfield, Virginia, April 1997.Google Scholar
  4. 4.
    N. D. Jones, C. K. Gomard, and P. Sestoft, Partial Evaluation and Automatic Program Generation, Prentice-Hall, 1993.Google Scholar
  5. 5.
    Jason Leonard and William H. Mangione-Smith. A Case Study of Partially Evaluated Hardware Circuits: Key-Specific DES. FPL'97. 1997.Google Scholar
  6. 6.
    M. Sheeran, G. Jones. Circuit Design in Ruby. Formal Methods for VLSI Design, J. Stanstrup, North Holland, 1992.Google Scholar
  7. 7.
    Satnam Singh and Pierre Bellec. Virtual Hardware for Graphics Applications using FPGAs. FCCM'94. IEEE Computer Society, 1994.Google Scholar
  8. 8.
    Satnam Singh. Architectural Descriptions for FPGA Circuits. FCCM'95. IEEE Computer Society. 1995.Google Scholar
  9. 9.
    Michael J. Wirthlin and Brad L. Hutchings. Improving Functional Density Through Run-Time Constant Propagation. FPGA'97. 1997.Google Scholar
  10. 10.
    Xilinx. XC6200 FPGA Family Data Sheet. Xilinx Inc. 1995.Google Scholar

Copyright information

© Springer-Verlag 1998

Authors and Affiliations

  • Nicholas McKay
    • 1
  • Satnam Singh
    • 2
  1. 1.Dept. Computing ScienceThe University of GlasgowUK
  2. 2.Xilinx Inc.San JoseUSA

Personalised recommendations