Instruction-level parallelism for reconfigurable computing

  • Timothy J. Callahan
  • John Wawrzynek
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)

Abstract

Reconfigurable coprocessors can exploit large degrees of instruction-level parallelism (ILP). In compiling sequential code for reconfigurable coprocessors, we have found it convenient to borrow techniques previously developed for exploiting ILP for very long instruction word (VLIW) processors. With some minor adaptations, these techniques are a natural match for automatic compilation to a reconfigurable coprocessor. This paper will review these techniques in their original context, describe how we have adapted them for reconfigurable computing, and present some preliminary results on compiling application programs written in the C programming language.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    L. Agarwal, M. Wazlowski, and S. Ghosh. An Asynchronous Approach to Efficient Execution of Programs on Adaptive Architectures Utilizing FPGAs. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 101–10. IEEE Comput. Soc. Press, 1994. AN4754552.Google Scholar
  2. [2]
    M. Aubury, I. Page, G. Randall, J. Saul, and R. Watts. Handel-C Language Reference Guide.Google Scholar
  3. [3]
    T. J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek. Rapid Module Mapping and Placement for FPGAs. In Proc. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 123–132, Monterey CA USA, 1998. ACM.Google Scholar
  4. [4]
    A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 31–9. IEEE Comput. Soc. Press, 1994.Google Scholar
  5. [5]
    J. G. Eldredge and B. L. Hutchings. Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 180–188, Napa, CA, Apr. 1994.Google Scholar
  6. [6]
    J. R. Ellis. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA, 1985.Google Scholar
  7. [7]
    J. A. Fisher and B. R. Rau. Instruction-Level Parallel Processing. In H. C. Torng and S. Vassiliadis, editors, Instruction-Level Parallel Processors, pages 41–49. IEEE Computer Society Press, 1995.Google Scholar
  8. [8]
    M. Gokhale and B. Schott. Data parallel C on a reconfigurable logic array. Journal of Supercomputing, pages 1–24, 1994.Google Scholar
  9. [9]
    S. Guccione and M. Gonzalez. A Data-Parallel Programming Model for Reconfigurable Architectures. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 79–87. IEEE Comput. Soc. Press, 1993.Google Scholar
  10. [10]
    M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion, and M. S. Lam. Maximizing Multiprocessor Performance with the SUIF Compiler. IEEE Computer, Dec. 1996. See also http://suif.stanford.edu/.Google Scholar
  11. [11]
    J. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, Apr. 1997.Google Scholar
  12. [12]
    G. Holloway and C. Young. The Flow Analysis and Transformation Libraries of Machine SUIF. In Proceedings of the Second SUIF Compiler Workshop, Aug. 1997. Available from http://www-suif.stanford.edu/suifconf/suifconf2/.Google Scholar
  13. [13]
    S. Mahlke, R. Hank, J. McCormick, D. August, and W. Hwu. A Comparison of Full and Partial Predicated Execution Support for ILP Processors. In Proceedings 22nd Annual International Symposium on Computer Architecture, pages 138–49, Santa Margherita Ligure, Italy, June 1995. ACM.Google Scholar
  14. [14]
    S. Mahlke, D. Lin, W. Chen, R. Hank, and R. Bringmann. Effective Compiler Support for Predicated Execution Using the Hyperblock. In Proceedings of the 25th International Symposium on Microarchitecture, pages 45–54, Dec. 1992.Google Scholar
  15. [15]
    I. Page and W. Luk. Compiling occam into FPGAs. In FPGAs. International Workshop on Field Programmable Logic and Applications, pages 271–283, Oxford, UK, Sept. 1991.Google Scholar
  16. [16]
    N. Wirth. Hardware Compilation: Translating Programs into Circuits. IEEE Computer, 31(6):25–31, June 1998.Google Scholar

Copyright information

© Springer-Verlag 1998

Authors and Affiliations

  • Timothy J. Callahan
    • 1
  • John Wawrzynek
    • 1
  1. 1.University of California at BerkeleyBerkeleyUSA

Personalised recommendations