A knowledge-based system for prototyping on FPGAs

  • Helena Krupnova
  • Vu DucAnh Dinh
  • Gabriele Saucier
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)

Abstract

This paper presents a knowledge-based system for ASIC prototyping on FPGAs. ASIC prototyping is known to be a difficult task. The rapid increase of densities and speeds of FPGAs, as well as sophisticated architectural features require changes in prototyping methodologies. FPGA prototypes should often work at real speeds. Obtaining efficient implementations demands reach design experience and perfect knowledge of the FPGA technology. The interest is in accumulating knowledges and reusing parts of previous designs. The idea was to facilitate prototyping by creating the knowledge-based system which stores the designer skills in form of technology-dependent design rules and reuse blocks.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Krupnova, H., Abbara, A., Saucier, G.: A Hierarchy-Driven FPGA Partitioning Method. Proc. 34-th ACM/IEEE Design Automation Conference (1997) 522–525Google Scholar
  2. 2.
    Altera Data Book: FLEX 10K Embedded Programmable Logic Family Data Sheet (1996)Google Scholar
  3. 3.
    Lehmann, G., Wunder, B. Muller Glaser K. D.: A VHDL Reuse Workbench. Proc. EURO-DAC (1996) 412–417Google Scholar
  4. 4.
    Jha, P. K., Dutt, N. D.: Design Reuse through High-Level Library Mapping. Proc. of the European Design and Test Conference (1995) 345–350Google Scholar
  5. 5.
    Girczyc, E., Carlson, S.: Increasing Design Quality and Engineering Productivity through Design Reuse. Proc. 30th ACM/IEEE Design Automation Conference (1993) 48–53Google Scholar
  6. 6.
    Mariatos, V., Senouci, S-A., Bertrand, M. C., Saucier, G., Kikides, J.: A Library of Reuse Blocks for FPGAs. Proc. European Design&Test Conference, User Forum volume (1997) 609–633Google Scholar
  7. 7.
    Lytle, C., Beachler, R.K.: Using Intellectual Property in Programmable Logic. Proc. European Design&Test Conference, User Forum volume (1997): 125–129Google Scholar
  8. 8.
    Altera AMPP Catalog (1997)Google Scholar
  9. 9.
    VSI Alliance: Architecture Document. http://www.vsi.org/library.html (1997)Google Scholar
  10. 10.
    Altera Application Note 66: Implementing FIFO Buffers in FLEX 10K Devices (1996)Google Scholar
  11. 11.
    Altera Application Note 52: Implementing RAM Functions in FLEX 10K Devices (1995)Google Scholar

Copyright information

© Springer-Verlag 1998

Authors and Affiliations

  • Helena Krupnova
    • 1
  • Vu DucAnh Dinh
    • 1
  • Gabriele Saucier
    • 1
  1. 1.Institut National Polytechnique de Grenoble/CSIGrenoble cedexFrance

Personalised recommendations