New CAD framework extends simulation of dynamically reconfigurable logic

  • David Robinson
  • Gordon McGregor
  • Patrick Lysaght
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)

Abstract

New design methods and tools are needed to improve the process of designing dynamically reconfigurable logic. This paper reports on the revision and extension of Dynamic Circuit Switching (DCS), a CAD tool for specifying and simulating dynamically reconfigurable systems. The work introduces a new design framework, which exploits existing design practices where feasible, and proposes a new design flow for reconfigurable logic.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Lysaght, P., Stockwood, J.: A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays. In: IEEE Transactions on VLSI Systems, Sept 1996Google Scholar
  2. [2]
    McGregor, G., Lysaght, P.: Extending Dynamic Circuit Switching to Meet the Challenges of New FPGA Architectures. In: Field Programmable Logic and Applications, pp 31–40, Luk, W., Cheung, P., & Glesner, M. (Eds) 1997Google Scholar
  3. [3]
    Kwiat, K., Debany, W.: Reconfigurable Logic Modelling. Integrated System Design, December 1996 (www.isdmag.com)Google Scholar
  4. [4]
    McGregor, G., Robinson, D., Lysaght, P.: Hardware/Software Co-design Environment for Reconfigurable Logic Systems. ibidGoogle Scholar
  5. [5]
    Lysaght, P.: Towards an Expert System for a priori Estimation of Reconfiguration Latency in Dynamically Reconfigurable Logic. In: Field Programmable Logic and Applications, pp 183–192, Luk, W., Cheung, P., & Glesner, M. (Eds) 1997Google Scholar
  6. [6]
    Ohm, S. Y., Kurdahi, F. J., Dutt, N., Xu, M.: A Comprehensive Estimation Technique for High-Level Synthesis. In: Proceeding of 8th International Symposium on System Synthesis, 1995.Google Scholar
  7. [7]
    Xu, M., Kurdahi, F.: ChipEst-FPGA: A Tool for Chip Level Area and Timing Estimation of Lookup Table Based FPGAs for High Level Applications. In: Proceeding of Asia and South Pacific Design Automation Conference, 1997.Google Scholar
  8. [8]
    Nemani, M., Najm, F.: High-Level Area Prediction for Power Estimation. Custom Integrated Circuits Conference, 1997Google Scholar
  9. [9]
    De Micheli, G.: Synthesis and Optimization of Digital Circuits, pp155–158, McGraw Hill, 1994Google Scholar
  10. [10]
    Hadley, J. D., Hutchings, B. L.: Design Methodologies for Partially Reconfigured Systems. In: Peter Athanas and Kenneth L. Pocek, editors. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 78–84, Los Alamitos, California, April 1995. IEEE Computer Society, IEEE Computer Society Press.Google Scholar

Copyright information

© Springer-Verlag 1998

Authors and Affiliations

  • David Robinson
    • 1
  • Gordon McGregor
    • 1
  • Patrick Lysaght
    • 1
  1. 1.Dept. Electronic and Electrical EngineeringUniversity of StrathclydeGlasgowUK

Personalised recommendations