HPCN-Europe 1995: High-Performance Computing and Networking pp 947-952 | Cite as

A high-performance distributed graphics system

  • C. M. Ng
Conference paper
First Online:
Part of the Lecture Notes in Computer Science book series (LNCS, volume 919)

Abstract

Achieving high performance in interactive image production and manipulation has been one of the long-standing concerns of researchers in the field of computer graphics. The purpose of this paper is to examine how high performance graphics can be provided economically by the combined use of carefully selected processing facilities. The paper concludes with a discussion on the benefits for incremental image specification systems which could be gained from implementation on such a hardware platform.

Keywords

Graphic Hardware Frame Buffer Transformation Engine Eurographics Workshop Function Block Diagram 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in to check access.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [Bunder 89]
    Bunder M., and Economy R., Evolution of GECIG Systems, SCSD Document, General Electric Company, Daytona Beach, FL, 1989.Google Scholar
  2. [Deering 88]
    Deering M., Winner S., Schediwy B., Duffy C., and Hunt N., “The Triangle Processor and Normal Vector Shader: A VLSI System for High Perfromance Graphics”, SIGGRAPH 88, pp. 21–30.Google Scholar
  3. [Eyles 88]
    EylesJ., Austin J., Fuchs H., GreerT., and Poulton J., “Pixel-Plane 4: A Summary”, in Advances in Computer Graphics Hardware II (1987 Eurographics Workshop on Graphics Hardware), Eurographics Seminars, 1988, pp183–208.Google Scholar
  4. [Foley 90]
    FoleyJ., Dam A.V., Feiner S.K., HughesJ.F., Computer Graphics Principles and Practice, second edition, Addison-Wesley Publishing Company, 1990Google Scholar
  5. [Fuchs 89]
    Fuchs H., Poulton J., Eyles J., Greer T., Goldfeather J., Ellsworth D., Molnar S., Turk G., Tebbs B., and Israel L., “Pixel-Planes 5: A Heterogeneous Multiprocessor Graphics System Using Processor-Enhanced Memories”, SIGGRAPH 89, pp. 79–88.Google Scholar
  6. [Gharachorloo 89]
    Gharacholoo N., Gupta S., Sproull R.F., and Sutherland I.E., “A Characterization of Ten Rasterization techniques”, SIGGRAPH 89, pp355–368.Google Scholar
  7. [Molnar 88]
    Molnar S., “Combining Z-Buffer Engines for Higher-Speed Rendering”, 1988 Eurographics Workshop on Graphics Hardware, Sophia-Antipolis, France, September, 1988. To Appear in Kuijk, A.A.M., ed., Advances in Computer Graphics Hardware III, Proceeding of 1988 Eurographics Workshop on Graphics Hardware, Eurographics Seminars, Springer-Verlag, Berlin, 1989.Google Scholar
  8. [Ng 93]
    Ng C.M., The Design of a Cost-Effective High Performance Graphics Processor, D.Phil Thesis, University of Ulster, 1993.Google Scholar
  9. [Ng94]
    Ng C.M. Bustard D.W, “A New Real Time Geometric Transformation Matrix and its efficient VLSI Implementation”, Computer Graphics Forum, 13(5), December 1994, pp. 285–292.CrossRefGoogle Scholar
  10. [Shaw 88]
    Shaw C.D., Green M., Schaeffer, “A VLSI Architecture for Image Composition”, 1988 Eurographics Workshop on Graphics Hardware, Sophia-Antipolis, France, September, 1988. To Appear in Kuijk, A.A.M., ed., Advances in Computer Graphics Hardware III, Proceeding of 1988 Eurographics Workshop on Graphics Hardware, Eurographics Seminars, Springer-Verlag, Berlin, 1989.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1995

Authors and Affiliations

  • C. M. Ng
    • 1
  1. 1.School of Information and Software EngineeringUniversity of UlsterColeraineNorthern Ireland, UK

Personalised recommendations