OCEANS: Optimizing compilers for embedded applications

  • Bas Aarts
  • Michel Barreteau
  • François Bodin
  • Peter Brinkhaus
  • Zbigniew Chamski
  • Henri-Pierre Charles
  • Christine Eisenbeis
  • John Gurd
  • Jan Hoogerbrugge
  • Ping Hu
  • William Jalby
  • Peter M. W. Knijnenburg
  • Michael F. P. O'Boyle
  • Erven Rohou
  • Rizos Sakellariou
  • Henk Schepers
  • André Seznec
  • Elena Stöhr
  • Marco Verhoeven
  • Harry A. G. Wijshofi
Esprit Workshop
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1300)

Abstract

This paper describes the recently funded ESPRIT project OCEANS. Its aim is to investigate and develop advanced compiler infrastructure for embedded VLIW processors, such as the Philips TriMedia. Such processors promise high performance at low unit cost. This paper outlines the project's aims, presents the compiler infrastructure and its application to a typical case study.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    G. Araujo et al. Challenges in Code Generation for Embedded Processors. In Code Generation for Embedded Processors. Kluwer Academic Publishers, pp. 49–64, 1995.Google Scholar
  2. 2.
    A. J. C. Bik, H. A. G. Wijshoff. MT1: A Prototype Restructuring Compiler. Technical Report 93-32, Department of Computer Science, Leiden University, Oct. 1993.Google Scholar
  3. 3.
    S. Carr, K. Kennedy. Improving the ratio of memory operation to floating-point operations in loops. ACM ToPLaS, 16(6), Nov. 1994, pp. 1768–1810.Google Scholar
  4. 4.
    S. Carr. Combining Optimizations for Cache and Instruction-Level Parallelism. Proceedings of PACT'96.Google Scholar
  5. 5.
    B. Case. Philips Hope to Displace DSPs with VLIW. Microprocessor Report, 8(16), 5 Dec. 1994, pp. 12–15. See also http://www.trimedia-philips.com/Google Scholar
  6. 6.
    C. Eisenbeis, S. Lelait, B. Marmol. The meeting graph: a new model for loop cyclic register allocation. Proceedings of PACT'95.Google Scholar
  7. 7.
    E. Rohou, F. Bodin, A. Seznec, G. Le Fol, F. Charot, F. Raimbault. SALTO: System for Assembly-Language Transformation and Optimization. Technical Report 1032, IRISA, June 1996. See also http://www.irisa.fr/capsGoogle Scholar
  8. 8.
    J. Wang, C. Eisenbeis, M. Jourdan, B. Su. Decomposed Software Pipelining: a New Perspective and a New Approach. International Journal on Parallel Processing, 22(3), 1994, pp. 357–379. *** DIRECT SUPPORT *** A0008C42 00047Google Scholar

Copyright information

© Springer-Verlag 1997

Authors and Affiliations

  • Bas Aarts
    • 1
  • Michel Barreteau
    • 2
  • François Bodin
    • 3
  • Peter Brinkhaus
    • 4
  • Zbigniew Chamski
    • 3
  • Henri-Pierre Charles
    • 2
  • Christine Eisenbeis
    • 5
  • John Gurd
    • 6
  • Jan Hoogerbrugge
    • 1
  • Ping Hu
    • 5
  • William Jalby
    • 2
  • Peter M. W. Knijnenburg
    • 4
  • Michael F. P. O'Boyle
    • 7
  • Erven Rohou
    • 3
  • Rizos Sakellariou
    • 6
  • Henk Schepers
    • 1
  • André Seznec
    • 3
  • Elena Stöhr
    • 6
  • Marco Verhoeven
    • 1
  • Harry A. G. Wijshofi
    • 4
  1. 1.Philips Research, Information and Software TechnologyAA EindhovenThe Netherlands
  2. 2.Laboratoire PRiSMUniversité de VersaillesVersaillesFrance
  3. 3.IRISA, Campus Universitaire de BeaulieuRennesFrance
  4. 4.Department of Computer ScienceLeiden UniversityRA LeidenThe Netherlands
  5. 5.IRRIA, Rocquencourt, BP 105Le Chesnay CedexFrance
  6. 6.Department of Computer ScienceThe UniversityManchesterUK
  7. 7.Department of Computer ScienceThe UniversityEdinburghUK

Personalised recommendations