Memory address prediction for data speculation

  • José González
  • Antonio González
Workshop 17: Instruction-Level Parallelism
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1300)

Abstract

Data speculation refers to the execution of an instruction before some logically preceding instructions on which it is data dependent. Data speculation implies some form of prediction of the data required by the speculative executed instruction and a recovering mechanism in case of misspeculation. This paper shows that load/store instructions are very good candidates for speculative execution since their effective address is highly predictable. We propose a novel technique called Memory Address Prediction (MAP) that implements speculative execution of load/store instructions in an out-of-order processor. The cost of this mechanism is mainly the addition of an address prediction table since the misprediction recovery hardware is already present in many current microprocessors for other purposes. The mechanism is evaluated for the SPEC95 benchmark suite showing significant performance gains.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag 1997

Authors and Affiliations

  • José González
    • 1
  • Antonio González
    • 1
  1. 1.Departament d'Arquitectura de ComputadorsUniversistat Politècnica de CatalunyaBarcelonaSpain

Personalised recommendations