RCTS: Random Cyclic Testing System

  • Wang LiyiEmail author
  • Wang Xingyan
  • Zheng Yan
  • Shen Li
  • Tan Jian
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 1146)


In order to fully verify the correctness of the design, random test generators are usually used in microprocessor verification. In this paper, a random cyclic testing system called RCTS is designed for multi-core and heterogeneous many-core processors. RCTS supports FPGA verification and can verify hardware logic and integrated implementation at design stage. RCTS also supports the verification of prototype chips. Especially in the system-level hardware-software co-verification, it can find hard-to-expose hardware design problems. RCTS can completely eliminate the need for architectural simulators to compare the results, so it can reduce the verification time and improve the verification efficiency.


Random test Function verification System-level 


  1. 1.
    Wagner, I., Bertacco, V.: Post-Silicon and Runtime Verification for Modern Processors. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  2. 2.
  3. 3.
    Adir, A., et al.: Genesys-pro: innovations in test program generation for functional processor verification. IEEE Des. Test Comput. 21(2), 84–93 (2004)CrossRefGoogle Scholar
  4. 4.
    Kamkin, A., Kornykhin, E., Vorobyev, D.: Reconfigurable model-based test program generator for microprocessors. In: International Conference on Software Testing Verification and Validation Workshops, pp. 47–54. IEEE, Berlin (2011)Google Scholar
  5. 5.
    Chupilko, M., Kamkin, A., Kotsynyak, A., Protsenko, A., Smolov, S., Tatarnikov, A.: Maintaining ISA specifications in MicroTESK test program generator. In: 2017 18th International Workshop on Microprocessor and SOC Test and Verification (MTV). IEEE, Austin (2017).
  6. 6.
    Sen, A., Deniz, E., Kahne, B.: MINIME-validator: validating hardware with synthetic parallel testcases. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 386–391. IEEE, Switzerland (2017)Google Scholar
  7. 7.
    Pelánek, R.: Fighting state space explosion: review and evaluation. In: Cofer, D., Fantechi, A. (eds.) FMICS 2008. LNCS, vol. 5596, pp. 37–52. Springer, Heidelberg (2009). Scholar
  8. 8.
    Ludden, J.M., Rimon, M., Hickerson, B.G., Adir, A.: Advances in simultaneous multithreading testcase generation methods. In: Barner, S., Harris, I., Kroening, D., Raz, O. (eds.) HVC 2010. LNCS, vol. 6504, pp. 146–160. Springer, Heidelberg (2011). Scholar
  9. 9.
    Smirnov, A.V., Chibisov, P.A.: Random test generator for multicore microprocessor cache coherence verification (Ristretto). In: MES (2018).
  10. 10.
    DeOrio, A., Bauserman, A., Bertacco, V.: Post-silicon verification for cache coherence. In: Proceedings of the International Conference on Computer Design, ICCD, pp. 348–355, October 2008Google Scholar
  11. 11.
    Mammo, B.W., Bertacco, V., DeOrio, A., Wagner, I.: Post-silicon validation of multiprocessor memory consistency. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 34(6), 1027–1037 (2015)CrossRefGoogle Scholar
  12. 12.
    Elver, M., Nagarajan, V.: McVerSi: a test generation framework for fast memory consistency verification in simulation. In: International Symposium on High Performance Computer Architecture (HPCA) (2016)Google Scholar
  13. 13.
    Lee, D., Bertacco, V.: MTraceCheck: validating non-deterministic behavior of memory consistency models in post-silicon validation. In: ACM/IEEE International Symposium on Computer Architecture. IEEE Computer Society (2017)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Wang Liyi
    • 1
    Email author
  • Wang Xingyan
    • 1
  • Zheng Yan
    • 1
  • Shen Li
    • 1
  • Tan Jian
    • 1
  1. 1.Jiang Nan Institute of Computing TechnologyWuxiChina

Personalised recommendations