Advertisement

A New Single-Phase Symmetrical Multilevel Inverter Topology with Pulse Width Modulation Techniques

  • Shubham Kumar GuptaEmail author
  • Anurag Saxena
  • Nikhil Agrawal
  • Rishabh Kumar Verma
  • Kuldeep Arya
  • Anand Rai
  • Ankit Singh
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 1040)

Abstract

MLI is an emerging technology for many industrial purposes. It is widely used to solve power quality issues. Presented topology required reduced switches with less gate driver circuits compared to traditional topologies, so the complexity, area of installation, and overall cost of the proposed structure are reduced. Proposed symmetrical topology is simple and optimal, which can be efficiently continued for higher levels in the output of MLI. As the levels in MLI increases, THD decreases, losses decrease, and efficiency increases. This paper shows the comparison of THD, with different PWM techniques at various modulation indexes, and analyzes the simulating results of presented seven-level symmetrical multilevel inverter, which is executed by MATLAB/Simulation R2013a version software.

Keywords

Multilevel inverter Pulse width modulation Total harmonic distortion 

References

  1. 1.
    Baker, R.H.: High-voltage converter circuits. US Patent 4,203,151, May 1980Google Scholar
  2. 2.
    Nabe, I.T., Akagi, H.: A new neutral point clamped PWM inverter. IEEE Trans. Ind. Applicant 1A-17, 518–523 (1981)Google Scholar
  3. 3.
    Samsami, H., Taheri, A., Samanbakhsh, R.: New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures. IET Power Electronics (2017)Google Scholar
  4. 4.
    Agrawal, N., Bansal, P.: Analysis of new 7-level an asymmetrical multilevel inverter topology with reduced switching devices. Inter. J. Sci. Eng. Technol. Res. (IJSETR) 6(6) (2017)Google Scholar
  5. 5.
    Babaei, E.: Optimal topologies for cascaded sub-multilevel converters. Power Electron. 2(3), 251–261 (2010)CrossRefGoogle Scholar
  6. 6.
    Holmes, D.G., McGrath, B.P.: Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters. IEEE Trans. Ind. Appl. 37, 574–582 (2001)CrossRefGoogle Scholar
  7. 7.
    Sahoo, S.K., Ramulu, A., Prakash, J., Deeksha.: Performance analysis and simulation of five level and seven level single phase multilevel inverters. In: Third International Conference on Sustainable Energy and Intelligent System (SEISCON 2012), VCTW, Tamilnadu, India, 27–29 Dec 2012Google Scholar
  8. 8.
    Najafi, E., Yatim, A.H.M.: Design and implementation of a new multilevel inverter topology. IEEE Trans. Ind. Electron. 59(11), (2012)CrossRefGoogle Scholar
  9. 9.
    Agrawal, N., Bansal, P.: A new 21-level asymmetrical multilevel inverter topology with different PWM techniques. In: IEEE Conference RDCAPE 2017, pp 224–229. Noida (2018)Google Scholar
  10. 10.
    Jeevananthan, S., Nandha, K.R., Dananjayan, P.: Inverted sine carrier for fundamental fortification in PWM inverters and FPGA based implementation. Sebian J. Electr. Eng. 4(2), 171–187 (2007)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  • Shubham Kumar Gupta
    • 1
    Email author
  • Anurag Saxena
    • 1
  • Nikhil Agrawal
    • 1
  • Rishabh Kumar Verma
    • 1
  • Kuldeep Arya
    • 1
  • Anand Rai
    • 1
  • Ankit Singh
    • 1
  1. 1.S.R. Group of InstitutionsJhansiIndia

Personalised recommendations