Advertisement

Novel FPGA-Based Hardware Design of Canonical Signed Digit Matrix Multiplier and Its Comparative Analysis with Other Multipliers

  • Ritik Koul
  • Mukul Yadav
  • Kriti Suneja
Conference paper
  • 46 Downloads
Part of the Algorithms for Intelligent Systems book series (AIS)

Abstract

Matrix multiplication is one of the crucial operations in most of the digital signal processing applications. The number of additions and multiplications required in this operation may become quite large as the order of the matrix increases. In this paper, the design and simulation of matrix multiplication architecture using canonical signed digit representation of binary numbers have been presented. Real-time implementation of various signal processing applications like dynamic time warping (DTW) is hindered because of the speed constraints posed by the delay in multiplication operations. The speed of multiplication operation can be increased using canonical signed digit (CSD) representation of numbers instead of 2’s complement representation. In this work, comparative analysis of various binary multipliers along with CSD multiplier based on field-programmable gate array (FPGA) in Verilog Hardware Description Language has been done followed with the simulation of matrix multiplier using the proposed technique. The target device used in the work for synthesis purpose is xa6slx4-3-csg225 in Xilinx. Simulation has been performed in ModelSim.

Keywords

Canonical signed digit (CSD) Digital signal processing (DSP) Dynamic time warping (DTW) Field-programmable gate array (FPGA) Carry save adder (CSA) Discrete Fourier transform (DFT) Inverse discrete Fourier transform (IDFT) Most significant bit (MSB) 

References

  1. 1.
    Sharma DH, Ramesh AP (2016) Floating point multiplier using canonical signed digit. Int J Adv Res Electron Commun Eng (IJARECE) 2(11) (F: Article title. J 2(5):99–110)Google Scholar
  2. 2.
    Sharma B, Bakshi A Comparison of 24 × 24 bit multipliers for various performance parameters. Int J Res Advent Technol (E-ISSN: 2321–9637)Google Scholar
  3. 3.
    Momeni A, Montuschi P (2015) Design and analysis of approximate compressors for multiplication. IEEE Trans Comput 64(4):984–994MathSciNetCrossRefGoogle Scholar
  4. 4.
    Bhattacharjee A, Sen A (2017) Compare efficiency of different multipliers using Verilog simulation & modify an efficient multiplier. Int J Latest Technol in Eng Manag Appl Sci (IJLTEMAS) 6(3), ISSN 2278–2540Google Scholar
  5. 5.
    Goyal N, Gupta K, Singla R (2014) Study of combinational and booth multiplier. Int J Sci Res Publ 4(5):1 ISSN 2250–3153Google Scholar
  6. 6.
    Yogendri, Gupta AK (2016) Design of high performance 8-bit Vedic multiplier. In: 2016 international conference on advances in computing, communication, & automation (ICACCA) (Spring), Dehradun, pp 1–6Google Scholar
  7. 7.
    Vishwanath BR, Theerthesha TS (2015) Multiplier using canonical signed digit code. Int J Res Appl Sci Eng Technol (IJRASET) 3(5)Google Scholar
  8. 8.
    Suneja K, Bansal M (2015) Hardware design of dynamic time warping algorithm based on FPGA in Verilog. Int J Adv Res Electron Commun Eng (IJARECE) 4(2):165–168Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  • Ritik Koul
    • 1
  • Mukul Yadav
    • 1
  • Kriti Suneja
    • 1
  1. 1.Department of Electronics and CommunicationDelhi Technological UniversityDelhiIndia

Personalised recommendations