Tri-state CML Circuits

  • Kirti Gupta
  • Neeta Pandey
  • Maneesha Gupta


Tri-state circuits are the essential elements in bus organized systems such as high-performance processors, asynchronous transfer mode (ATM) crossbar switches, and programmable logic devices [1–4]. A tri-state gate assumes a high-impedance state in addition to high and low logic levels attained by a regular gate. An additional Enable signal is employed to achieve the desired functionality.


  1. 1.
    H.C. Jonathan, C.A. Johnston, L.S. Smoot, A packet video/audio system using the asynchronous transfer mode technique. IEEE Trans. Consum. Electron. 35(2), 97–105 (1989)CrossRefGoogle Scholar
  2. 2.
    R. Golshan, B. Haroun, A novel reduced swing CMOS bus interface circuit for high-speed low-power VLSI systems, in Proceedings of the International Symposium on Circuits and System (1994), pp. 351–354Google Scholar
  3. 3.
    M. Akata, S. Karube, T. Sakamoto, T. Saito, S. Yoshida, T. Maeda, A 250 Mb/s 32 × 32 CMOS cross point LSI for ATM switching systems, in Proceedings of IEEE International Solid-State Circuits Conference (1990), pp. 30–31Google Scholar
  4. 4.
    L. Louis, J. Chroma, J. Draper, A self-sensing tri-state pad driver for control signals of multiple bus controller, in Proceedings of the IEEE International Symposium on Circuits and Systems (1999), pp. 447–450Google Scholar
  5. 5.
    S.M. Kang, Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3rd edn. (Tata McGraw Hills, 2006)Google Scholar
  6. 6.
    S. Badel, Y. Leblebici, Tri-state buffer/bus driver circuits in MOS current-mode logic, in Proceedings of Research in Microelectronics and Electronics Conference, Bordeaux, (2007), pp. 237–240. © 2007 IEEE, Reprinted with permissionGoogle Scholar
  7. 7.
    K. Gupta, N. Pandey, M. Gupta, Low-power tri-state buffer in MOS current mode logic. Analog Integr. Circuits Signal Process. 75(1), 157–160 (2013). [COPYRIGHT]. Reprinted by permission from Springer Nature Customer Service Centre GmbH: Springer, Analog Integrated Circuits and Signal ProcessingGoogle Scholar
  8. 8.
    Radhika, N. Pandey, K. Gupta, M. Gupta, Low power D-latch design using MCML tri-state buffers, in Proceedings of IEEE International Conference on Signal Processing and Integrated Networks (SPIN) (2014), pp. 531–534. © 2016 IEEE, Reprinted with permissionGoogle Scholar
  9. 9.
    K. Gupta, R. Sridhar, J. Chaudhary, N. Pandey, M. Gupta, New low power tri-state circuits in positive feedback source coupled logic. J. Electr. Comput. Eng. 2011, 6 (2011). Article ID 670508Google Scholar
  10. 10.
    N. Pandey, B. Choudhary, K. Gupta, A. Mittal, Bus implementation using new low power PFSCL tristate buffers, Act. Passiv. Electron. Compon. 2016, 8 (2016). Article ID 4517292Google Scholar
  11. 11.
    N. Pandey, B. Choudhary, K. Gupta, A. Mittal, New sleep-based PFSCL tri-state inverter/buffer topologies. J. Circuits, Syst. Comput. 15 (2017). Article ID 1750186Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  • Kirti Gupta
    • 1
  • Neeta Pandey
    • 2
  • Maneesha Gupta
    • 3
  1. 1.Department of Electronics and CommunicationBharati Vidyapeeth’s College of EngineeringNew DelhiIndia
  2. 2.Department of Electronics and CommunicationDelhi Technological UniversityNew DelhiIndia
  3. 3.Department of Electronics and CommunicationNetaji Subhas University of TechnologyDwarkaIndia

Personalised recommendations