Advertisement

Analysis and Design of Ethernet to HDMI Gateway Using Xilinx Vivado

  • Ipseeta NandaEmail author
  • Nibedita Adhikari
Conference paper
Part of the Lecture Notes on Data Engineering and Communications Technologies book series (LNDECT, volume 37)

Abstract

In the present era the increased complexity of design decreases the design cycle and reduces the cost. Efficient power consumption has led to the arrival of methodology of system-on-chip (SoC) in the semiconductor industry. A SoC usually contains reusable IPs, memory elements, bus architecture, that is for interfacing IPs, clock circuits and mixed signal blocks SRAM, that is embedded processors or controllers, and other components on SoC, programmable blocks, that is FPGA, and so on. The functionality of SoC can be easily improved by integrating more intellectual property (IP) components within it. A number of SoCs is integrated to form more complex system. Though the reuse of IPs on SoC has increased the hazard of misuse of IPs to the third-party entries, but it still plays an integral part of SOCs [1]. In silicon, IPP (industries IP protection) technique has been implemented in design flow of VLSI and has been extended to security considerations for SoC design methodology. In this paper the authors created IPs for Ethernet and HDMI using Xilinx Vivado 18.2, which is built for internet of things (IoT) application.

Keywords

System-on-chips Field programmable gate array Intellectual property Internet of things Industries IP protection 

References

  1. 1.
    I. Nanda, N. Adhikari, Study and design of reconfigurable processor peripherals using Xilinx tools. J Electron. Des. Technol. 9(1), 17–23 (2018)Google Scholar
  2. 2.
    I. Nanda, N. Adhikari, An approach to excution of partial reconfiguration in FPGA using Xilinx PlanAhead. Int. J. Pure Appl. Math. 117(19), 217–223 (2017)Google Scholar
  3. 3.
    I. Nanda, S.M. Ali, Implementation and execution of math partial reconfiguration region and LED dealing with Xilinx PlanAhead. Int. J. Adv. Electron. Electr. Eng. IJAEEE 4(2). ISSN:2319-7498. Publication Date: 30 October 2015Google Scholar
  4. 4.
    I. Nanda, S. Pujari, C.S. Panda, Implementation of math PRR and LED processing using Xilinx PlanAhead, in International Conference on Published in Computing Communication Control and automation—ICCUBEA, 2015 in 26th–27th February 2015. ISBN-978-14799 6892-3, pp. 955–958Google Scholar
  5. 5.
    A. Kumar, R. Rajpal, H. Pujara, H. Mandaliya, Universal interface on Zynq SoC with CAN, RS- 232, Ethernet and AXI GPIO for instrumentation & control. Fusion Eng. Des. 112(15), 865–871 (2016)CrossRefGoogle Scholar
  6. 6.
  7. 7.
    Xilinx, Difference-based partial Reconfiguration, XAPP290 (v2.0), 3 Dec 2007Google Scholar
  8. 8.
    Xilinx, Two Flows for Partial Reconfiguration: Module Based or Difference Based, XAPP290 (v1.2), 9 Sept 2004Google Scholar
  9. 9.
    S.J. Parker, V.A. Chouliaras, An OpenCL software compilation framework targeting an SoC-FPGA VLIW chip multiprocessor 68, 17–37 (2016)Google Scholar
  10. 10.
    T. Guo, S. He, Q. Shen, Y. Du, Communication and interoperation for field bus systems based on ARM and FPGA. J. Appl. Math. Inf. Sci. 9, 275–282Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  1. 1.NIIT UniversityNeemranaIndia
  2. 2.Biju Patnaik University of TechnologyRourkelaIndia

Personalised recommendations