Abstract
In the last couple of years, synthesis of quantum circuits has received huge impetus among the research communities after the evolution of an efficient and powerful computational technology called “quantum computing”. But physical implementation of these circuits considers the nearest neighbor qubit interaction as the desirable one otherwise a computational error can result. Realization of such an architecture in which qubit interacts only with its adjacent neighbors is termed as the Nearest Neighbor (NN) property. To attain such design architecture, SWAP gates plays a significant role of bringing the qubits to adjacent locations. But this in turn introduces design overhead so NN-based realization using limited number of SWAP gates has become significant. In order to explore this area, in this article, we introduced an efficient design technique for NN realization of quantum circuits in 2D architecture. The design algorithm has been partitioned into three phases of qubit selection, qubit placement and SWAP gate implementation. To verify the exactness of the stated design approach, its functionality has been evaluated over a wide set of benchmark function and subsequently witnessed an improvement on its cost metrics. By running our algorithm an overall improvement of about 17%, 3% against existing 2D works and 35%, 22% against 1D works over SWAP gate count and quantum cost metrics have been recorded, respectively.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Simonite T (2015) IBM shows off a quantum computing chip. http://www.technologyreview.com/news/537041/ibm-shows-off-a-quantum-computing-chip/
Chow JM, Gambetta JM, Magesan E, Abraham DW, Cross AW, Johnson BR, Masluk NA, Ryan CA, Smolin JA, Srinivasan SJ, Steffen M (2014) Implementing a strand of a scalable fault-tolerant quantum computing fabric. Nat Commun 5:4015
Kielpinski D, Monroe C, Wineland DJ (2002) Architecture for a large-scale ion-trap quantum computer. Nature 417(6890):709
Taylor JM, Petta JR, Johnson AC, Yacoby A, Marcus CM, Lukin MD (2007) Relaxation, dephasing, and quantum control of electron spins in double quantum dots. Phys Rev B 76(3):035315
Blais A, Gambetta J, Wallraff A, Schuster DI, Girvin SM, Devoret MH, Schoelkopf RJ (2007) Quantum-information processing with circuit quantum electrodynamics. Phys Rev A 75(3):032329
Criger B, Passante G, Park D, Laflamme R (2012) Recent advances in nuclear magnetic resonance quantum information processing. Philos Trans Roy Soc A: Math Phys. Eng Sci 370(1976):4620–4635
Grigorenko IA, Khveshchenko DV (2005) Single-step implementation of universal quantum gates. Phys Rev Lett 95(11):110501
Saeedi M, Wille R, Drechsler R (2011) Synthesis of quantum circuits for linear nearest neighbor architectures. Quantum Inf Process 10(3):355–377
Hirata Y, Nakanishi M, Yamashita S, Nakashima Y (2011) An efficient conversion of quantum circuits to a linear nearest neighbor architecture. Quantum Inf. Comput. 11(1&2):142–166
Perkowski M, Lukac M, Shah D, Kameyama M (2011) Synthesis of quantum circuits in linear nearest neighbor model using positive davio lattices. Facta universitatis-series, Electronics and Energetics
Chakrabarti A (2011) Sur-Kolay, S., Chaudhury, A.: Linear nearest neighbor synthesis of reversible circuits by graph partitioning. arXiv:1112.0564
Wille R, Lye A, Drechsler R (2014) Exact reordering of circuit lines for nearest neighbor quantum architectures. IEEE Trans Comput-Aided Des Integr Circuits Syst 33(12):1818–1831
Wille R, Keszocze O, Walter M, Rohrs P, Chattopadhyay A, Drechsler R (2016) Look-ahead schemes for nearest neighbor optimization of 1D and 2D quantum circuits. In: Design automation conference (ASP-DAC), pp 292–297
Kole A, Datta K, Sengupta I (2016) A heuristic for linear nearest neighbor realization of quantum circuits by SWAP gate insertion using n-gate lookahead. IEEE J Emerg Sel Topics Circuits Syst 6(1):62–72
Zulehner A, Gasser S, Wille R (2017) Exact global reordering for nearest neighbor quantum circuits using A*. In: International conference on reversible computation. Springer, Cham, pp 185–201
Shafaei A, Saeedi M, Pedram M (2014) Qubit placement to minimize communication overhead in 2D quantum architectures. In: Design automation conference (ASP-DAC), pp 495–500
Lye A, Wille R, Drechsler R (2015) Determining the minimal number of swap gates for multi-dimensional nearest neighbor quantum circuits. In: 2015 20th Asia and South Pacific design automation conference (ASP-DAC), pp 178–183
Alfailakawi MG, Ahmad I, Hamdan S (2016) Harmony-search algorithm for 2D nearest neighbor quantum circuits realization. Expert Syst Appl 61:16–27
Shrivastwa RR, Datta K, Sengupta I (2015) Fast qubit placement in 2D architecture using nearest neighbor realization. In: 2015 IEEE international symposium on nanoelectronic and information systems (iNIS), pp 95–100
Kole A, Datta K, Sengupta I (2018) A new heuristic for n-dimensional nearest neighbor realization of a quantum circuit. IEEE Trans Comput-Aided Des Integr Circuits Syst 37(1):182–192
Barenco A, Bennett CH, Cleve R, DiVincenzo DP, Margolus N, Shor P, Sleator T, Smolin JA, Weinfurter H (1995) Elementary gates for quantum computation. Phys Rev A 52(5):3457
Miller DM, Wille R, Sasanian Z (2011) Elementary quantum gate realizations for multiple-control Toffoli gates. In: 2011 41st IEEE international symposium on multiple-valued logic (ISMVL), pp 288–293
Wille R, Große D, Teuber L, Dueck GW, Drechsler R (2008) RevLib: an online resource for reversible functions and reversible circuits. In: 2008 38th International Symposium on Multiple Valued Logic, ISMVL, pp 220–225
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Bhattacharjee, A., Bandyopadhyay, C., Mondal, B., Wille, R., Drechsler, R., Rahaman, H. (2020). An Efficient Nearest Neighbor Design for 2D Quantum Circuits. In: Singh, A., Fujita, M., Mohan, A. (eds) Design and Testing of Reversible Logic. Lecture Notes in Electrical Engineering, vol 577. Springer, Singapore. https://doi.org/10.1007/978-981-13-8821-7_12
Download citation
DOI: https://doi.org/10.1007/978-981-13-8821-7_12
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-8820-0
Online ISBN: 978-981-13-8821-7
eBook Packages: EngineeringEngineering (R0)