Advertisement

Parallel MPSoC Simulation and Architecture Evaluation

  • Sascha RoloffEmail author
  • Frank Hannig
  • Jürgen Teich
Chapter
Part of the Computer Architecture and Design Methodologies book series (CADM)

Abstract

In order to exploit the parallelism of a multi-core host machines, this chapter introduces four novel parallel discrete-event simulation techniques, which exploit the parallelism of the simulated target architectures and applications for parallel simulation on the host machine. In order to guarantee timing results equal to sequential simulation, a correct synchronization and activation of the parallel host threads are required, which is differently realized for each of the four proposed parallelization techniques. Furthermore, parallel simulation allows evaluating different architectural design choices such as the number of tiles, internal tile structure, and selection of cores within each tile. Here, case studies regarding performance and costs trade-offs of different heterogeneous invasive architecture variants are presented. The combination of the provided simulation techniques provides a holistic simulation approach for modern multi- and many-core architectures that is fast and accurate enough in timing to simulate parallel invasive applications so to gain valuable insight into their dynamic behavior and to evaluate different architecture alternatives. The reader will understand the presented concepts for modeling and accelerating the simulation of different hardware components on architecture level and how to combine them to a unified full-system simulation.

References

  1. 1.
    S. Roloff et al., Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures, in Proceedings of the 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, USA. HiPEAC Paper Award, 7–11 June 2015 (ACM, 2015), pp. 44:1–44:6. ISBN: 978-1-4503-3520-1.  https://doi.org/10.1145/2744769.2744840
  2. 2.
    S. Roloff, F. Hannig, J. Teich, Fast architecture evaluation of heterogeneous MPSoCs by host-compiled simulation, in Proceedings of the 15th International Workshop on Software and Compilers for Embedded Systems (SCOPES), St. Goar, Germany, 15–20 May 2017 (ACM, 2012), pp. 52–61. ISBN: 978-1-4503-1336-0.  https://doi.org/10.1145/2236576.2236582
  3. 3.
    R.M. Fujimoto, Parallel discrete event simulation. Commun. ACM 33(10), 30–53 (1990). ISSN: 0001-0782.  https://doi.org/10.1145/84537.84545CrossRefGoogle Scholar
  4. 4.
    D. Schafhauser, Parallel simulation of highly parallel X10 applications on heterogeneous MPSoCs. Bachelor Thesis at the Friedrich-Alexander University Erlangen-Nürnberg, Department of Computer Science 12 (Hardware/Software Co-Design). 4 Feb 2015Google Scholar
  5. 5.
    J. Teich, Invasive algorithms and architectures. IT Inf. Technol. 50(5), 300–310 (2008). ISSN: 1611-2776.  https://doi.org/10.1524/itit.2008.0499
  6. 6.
    J. Teich et al., Invasive computing: an overview, in Multiprocessor System-on-Chip: Hardware Design and Tool Integration, ed. by M. Hübner, J. Becker (Springer, Berlin, 2011), pp. 241–268. ISBN: 978-1-4419-6459-5.  https://doi.org/10.1007/978-1-4419-6460-1. (Chap. 11)Google Scholar
  7. 7.
    J. Heisswolf et al., The invasive network on chip-A multi-objective many-core communication infrastructure, in Workshop Proceedings of the 27th International Conference on Architecture of Computing Systems (ARCS), Lübeck, Germany, 25–28 Feb 2014 (VDE Verlag, 2014), pp. 1–8. ISBN: 978-3-8007-3579-2Google Scholar
  8. 8.
    F. Bellard, QEMU, a fast and portable dynamic translator, in Proceedings of the Annual Conference on USENIX Annual Technical Conference (ATEC) (2005), p. 41Google Scholar
  9. 9.
    P.S. Magnusson et al., Simics: a full system simulation platform. Computer 35(2), 50–58 (2002). ISSN: 0018-9162.  https://doi.org/10.1109/2.982916CrossRefGoogle Scholar
  10. 10.
    T. Austin, E. Larson, D. Ernst, SimpleScalar: an infrastructure for computer system modeling. Computer 35(2), 59–67 (2002). ISSN: 0018-9162.  https://doi.org/10.1109/2.982917CrossRefGoogle Scholar
  11. 11.
    B. Barnes, J. Slice, SimNow: a fast and functionally accurate AMD x86-64 system simulator, in Tutorial at the IEEE International Symposium on Workload Characterization (IISWC) Austin, TX, USA. 6–8 Oct 2005Google Scholar
  12. 12.
    M.T. Yourst, PTLsim: a cycle accurate full system x86-64 microarchitectural simulator, in Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), San Jose, CA, USA, 25–27 Apr 2007 (IEEE, 2007), pp. 23–34. ISBN: 1-4244-1081-9.  https://doi.org/10.1109/ISPASS.2007.363733
  13. 13.
    N.L. Blinkert et al., The M5 simulator: modeling networked systems. IEEE Micro 26(4), 52–60 (2006). ISSN: 0272-1732.  https://doi.org/10.1109/MM.2006.82CrossRefGoogle Scholar
  14. 14.
    S.K. Reinhardt et al., The Wisconsin Wind Tunnel: virtual prototyping of parallel computers, in Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), Santa Clara, CA, USA, 10–14 May 1993 (ACM, 1993), pp. 48–60. ISBN: 0-89791-580-1.  https://doi.org/10.1145/166955.166979
  15. 15.
    S.S. Mukherjee et al., Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulator. IEEE Concurr. 8(4), 12–20 (2000). ISSN: 1092-3063.  https://doi.org/10.1109/4434.895100CrossRefGoogle Scholar
  16. 16.
    M. Lis et al., Scalable, accurate multicore simulation in the 1000-core era, in Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS) (2011), pp. 175–185Google Scholar
  17. 17.
    E. Argollo et al., COTSon: infrastructure for full system simulation. ACM SIGOPS Oper. Syst. Rev. 43(1), 52–61 (2009)CrossRefGoogle Scholar
  18. 18.
    M. Monchiero et al., How to simulate 1000 cores. SIGARCH Comput. Archit. News 37(2), 10–19 (2009)CrossRefGoogle Scholar
  19. 19.
    J.E. Miller et al., Graphite: a distributed parallel simulator for multicores, in Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA) (2010), pp. 1–12Google Scholar
  20. 20.
    C.-K. Luk et al., Pin: building customized program analysis tools with dynamic instrumentation, in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI) (2005), pp. 190–200CrossRefGoogle Scholar
  21. 21.
    T.E. Carlson, W. Heirman, L. Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC) (2011), pp. 52:1–52:12Google Scholar
  22. 22.
    C. Jiang et al., PCantorSim: accelerating parallel architecture simulation through fractal-based sampling. ACM Trans. Archit. Code Optim. 10(4), 49:1–49:24 (2013)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of Computer ScienceFriedrich-Alexander-Universität Erlangen-NürnbergErlangenGermany

Personalised recommendations