Hybrid Network-on-Chip Simulation

  • Sascha RoloffEmail author
  • Frank Hannig
  • Jürgen Teich
Part of the Computer Architecture and Design Methodologies book series (CADM)


In this chapter, an efficient hybrid NoC simulation approach is presented that allows simulating communication delays equally accurate but in average much faster than on a cycle-by-cycle basis. This approach includes novel algorithmic and analytical techniques, which dynamically predict the transmission delays of messages considering the actual congestion in the NoC, routing information, packet lengths, and other parameters. According to these predictions, the simulation time may be automatically advanced in many cases, which drastically reduces the number of cycles the NoC simulator has to process. Furthermore, the integration of the proposed NoC simulation technique into the full-system simulator InvadeSIM is shown.


  1. 1.
    S. Roloff, F. Hannig, J. Teich, High performance network on-chip simulation by interval-based timing predictions, in Proceedings of the 15th IEEE/ACM Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia), Seoul, Republic of Korea, 15–20 October 2017 (ACM, 2017), pp. 2–11. ISBN: 978-1-4503-5117-1.
  2. 2.
    S. Roloff et al., NoC simulation in heterogeneous architectures for PGAS programming model, in Proceedings of the 16th International Workshop on Software and Compilers for Embedded Systems (M-SCOPES), St. Goar, Germany, 19–21 June 2013 (ACM, 2013), pp. 77–85. ISBN: 978-1-4503-2142-6.
  3. 3.
    J. Heisswolf et al., The invasive network on chip-a multi-objective many-core communication infrastructure, in Workshop Proceedings of the 27th International Conference on Architecture of Computing Systems (ARCS), Lübeck, Germany, 25–28 Feb 2014 (VDE Verlag, 2014), pp. 1–8. ISBN: 978-3-8007-3579-2Google Scholar
  4. 4.
    J. Heisswolf, R. König, J. Becker, A scalable NoC router design providing QoS support using weighted round robin scheduling, in IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), Leganes, Spain, 10–13 July 2012 (IEEE, 2012), pp. 625-632. ISBN: 978-1-4673-1631-6.
  5. 5.
    W.J. Dally, Virtual-channel flowcontrol. IEEE Trans. Parallel Distrib. Syst. 3(2), 194–205 (1992)CrossRefGoogle Scholar
  6. 6.
    L.M. Ni, P.K. McKinley, A survey of wormhole routing techniques in direct networks. Computer 26(2), 62–76 (1993). ISSN: 0018-9162Google Scholar
  7. 7.
    S. Gupta, V. K. Nandivada, IMSuite: a benchmark suite for simulating distributed algorithms, in The Computing Research Repository (CoRR) (2013). arXiv: 1310.2814 [cs.DC]
  8. 8.
    N. Jiang et al., A detailed and flexible cycle-accurate Network-on-Chip simulator, in Proceedings of the International Symposium on Performance Analysis of Systems and Software, April 2013, pp. 86–96Google Scholar
  9. 9.
    S. Roloff et al., ActorX10: an actor library for X10, in Proceedings of the 6th ACM SIGPLAN Workshop on X10 (X10), Santa Barbara, CA, USA, 14 June 2016 (ACM, 2016), pp. 24–29. ISBN: 978-1-4503-4386-2.
  10. 10.
    V. Catania et al., Noxim: an open, extensible and cycle-accurate network on chip simulator, in Proceedings of International Conference on Application-Specific Systems, Architectures and Processors, 14 July 2015, pp. 162–163Google Scholar
  11. 11.
    M. Lis et al. DARSIM: a parallel cycle-level NoC simulator, in Sixth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), June 2010Google Scholar
  12. 12.
    A. Varga, R. Hornig, An overview of the OMNeT++ simulation environment, in Proceedings of the 1st International Conference on Simulation Tools and Techniques for Communications, Networks and Systems & Workshops 2008, pp. 60:1–60:10Google Scholar
  13. 13.
    M. S. Gaur et al., NIRGAM: a simulator for NoC interconnect routing and applications’ modeling. in Tool Presentation at the University Booth at Design, Automation and Test in Europe (DATE), Acropolis, Nice, France, April 2007.
  14. 14.
    Y. Ben-Itzhak et al., NoCs simulation framework for OMNeT++, in Fifth ACM/IEEE International Symposium on Networks on Chip (NOCS), May 2011 (ACM, 2011), pp. 265–266.
  15. 15.
    J. M. Joseph, T. Pionteck, A cycle-accurate network-on-chip simulator with support for abstract task graph modeling, in International Symposium on System-on-Chip (SoC), October 2014, pp. 1–6.
  16. 16.
    N. Agarwal et al., GARNET: a detailed on-chip network model inside a full-system simulator, in Proceedings of the International Symposium on Performance Analysis of Systems and Software, April 2009, pp. 33–42Google Scholar
  17. 17.
    P. Ren et al., HORNET: a cycle-level multicore simulator. Trans. Comput.-Aided Design Integr. Circ. Syst. 31(6), 890–903 (2012)CrossRefGoogle Scholar
  18. 18.
    M. Eggenberger, M. Radetzki, Scalable parallel simulation of networks on chip, in Proceedings of the International Symposium on Networks-on-Chip, April 2013, pp. 1–8Google Scholar
  19. 19.
    W. Dai, N. E. Jerge, Sampling-based approaches to accelerate network-on-chip simulation, in Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS) (IEEE, 2014), pp. 41–48.
  20. 20.
    Umit Y. Ogras, Paul Bogdan, Radu Marculescu, An analytical approach for Network-on-Chip performance analysis. IEEE Trans. Comput-Aided Design Integr. Circ. Syst. 29(12), 2001–2013 (2010). Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of Computer ScienceFriedrich-Alexander-Universität Erlangen-NürnbergErlangenGermany

Personalised recommendations