Advertisement

Design and Implementation of a Domain Specific Rule Engine

  • Mengdong ChenEmail author
  • Xinjian Zhou
  • Dong Wu
  • Xianghui Xie
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 994)

Abstract

Security strings are often needed in identity authentication mechanism. Security strings recovery is a reverse process, which does much calculations on a large amount of possible strings to find the right one, so that we can recover lost or forgotten strings and regain access to valuable information. In this reverse process, we need first process basic strings based on transformation rules, so as to generate new ones quickly. Rule processing is complex, which has high requirements for computing power, processing time, especially system power consumption. In response to the above requirements, this work puts forward the idea of accelerating the processing of rules using hardware for the first time, and a domain specific rule engine is designed and implemented on the existing FPGA platform. The experimental results show that the performance of the rule engine on a single Xilinx Zynq 7z030 FPGA is better than that of CPU, its performance power ratio is 3 times higher than that of GPU, and 50 times higher than that of CPU. The speed and energy efficiency of the rule processing is improved effectively.

Keywords

String Rule Engine Domain specific 

Notes

Acknowledgements

This research was supported by National Natural Science Foundation of China (No. 91430214; 61732018). I am also grateful to my tutor and colleagues who had helped me in this project.

References

  1. 1.
    Kammerstetter, M., Muellner, M., Burian, D., Kudera, C., Kastner, W.: Efficient high-speed WPA2 brute force attacks using scalable low-cost FPGA clustering. In: Gierlichs, B., Poschmann, A.Y. (eds.) CHES 2016. LNCS, vol. 9813, pp. 559–577. Springer, Heidelberg (2016).  https://doi.org/10.1007/978-3-662-53140-2_27CrossRefGoogle Scholar
  2. 2.
    Houshmand, S., Aggarwal, S., Flood, R.: Next gen PCFG password cracking. IEEE Trans. Inf. Forensics Secur., 1776–1791, August 2015.  https://doi.org/10.1109/tifs.2015.2428671CrossRefGoogle Scholar
  3. 3.
    Wang, D., Zhang, Z., Wang, P., Yan, J., Huang, X.: Targeted online password guessing: an underestimated threat. In: Proceedings of the 2016 ACM SIGSAC conference on computer and communications security, pp. 1242–1254. ACM, October 2016Google Scholar
  4. 4.
    Huh, J.H., Oh, S., Kim, H., Beznosov, K., Mohan, A., Rajagopalan, S.R.: Surpass: system initiated user-replaceable passwords. In: Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security, pp. 170–181. ACM, October 2015Google Scholar
  5. 5.
    Melicher, W., et al.: Fast, lean, and accurate: modeling password guessability using neural networks. In: USENIX Security Symposium, pp. 175–191, August 2016Google Scholar
  6. 6.
    John the Ripper password cracker. http://www.openwall.com/john/doc/
  7. 7.
    Hashcat advanced password recovery. https://hashcat.net/hashcat/
  8. 8.
    Ji, S., Yang, S., Hu, X., Han, W., Li, Z., Beyah, R.: Zero-sum password cracking game: a large-scale empirical study on the crackability, correlation, and security of passwords. IEEE Trans. Dependable Secure Comput. 14(5), 550–564 (2017)CrossRefGoogle Scholar
  9. 9.
    Brumen, B., Makari, T.: Resilience of students’ passwords against attacks. In: 2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics, pp. 1275–1279. IEEE, May 2017Google Scholar
  10. 10.
    Chang, D., Jati, A., Mishra, S., Sanadhya, S.K.: Cryptanalytic time–memory trade-off for password hashing schemes. Int. J. Inf. Secur., 1–18 (2016)Google Scholar
  11. 11.
    Qiu, W., Gong, Z., Guo, Y., Liu, B., Tang, X., Yuan, Y.: GPU-based high performance password recovery technique for hash functions. J. Inf. Sci. Eng. 32(1), 97–112 (2016)Google Scholar
  12. 12.
    Akleylek, S., Tok, Z.Y.: Efficient arithmetic for lattice-based cryptography on GPU using the CUDA platform. In: 2014 22nd Signal Processing and Communications Applications Conference (SIU), pp. 854–857, April 2014 (2014)Google Scholar
  13. 13.
    Li, X., Cao, C., Li, P., Shen, S., Chen, Y., Li, L.: Energy-efficient hardware implementation of LUKS PBKDF2 with AES on FPGA. In: 2016 IEEE Trustcom/BigDataSE/ISPA, pp. 402–409 (2016).  https://doi.org/10.1109/trustcom.2016.0090
  14. 14.
    Wang, C., Mao, J., Leng, T., Zhuang, Z.Y., Wang, X.M.: Efficient acceleration for total focusing method based on advanced parallel computing in FPGA. Int. J. Acoust. Vib. 22, 536 (2017)Google Scholar
  15. 15.
    Abbas, A., Voss, R., Wienbrandt, L., Schimmler, M.: An efficient implementation of PBKDF2 with RIPEMD-160 on multiple FPGAs. In: 20th IEEE International Conference on Parallel and Distributed Systems (ICPADS), pp. 454–461 (2014).  https://doi.org/10.1109/padsw.2014.7097841
  16. 16.

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Mengdong Chen
    • 1
    Email author
  • Xinjian Zhou
    • 1
  • Dong Wu
    • 1
  • Xianghui Xie
    • 1
  1. 1.State Key Laboratory of Mathematical Engineering and Advanced ComputingHenghua Science and Technology ParkWuxiChina

Personalised recommendations