Analysis of Circuits for Security Using Logic Encryption

  • Bandarupalli ChandiniEmail author
  • M. Nirmala DeviEmail author
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 969)


Logic encryption is a technique to protect the design from several security vulnerabilities. Strength of the security depends on the nodes chosen for encryption. Fault Impact based node selection is one of the techniques used in encryption. Here, the hamming distance of various circuits on giving wrong key to the encryption module have been analyzed. Circuits are analyzed for both fault impact based node selection and connectivity based selection. Some of the circuits give better hamming distance for the fault impact based node selection and some for connectivity based selection. So, the selection of nodes depends on various factors and is unique for circuit.


Fault analysis Hardware security Logic encryption Hamming distance 


  1. 1.
    Rostami, M., Koushanfar, F., Rajendran, J., Karri, R.: Hardware security: threat models and metrics. In: Proceedings of the International Conference on Computer-Aided Design, pp. 819–823 (2013)Google Scholar
  2. 2.
    Rajendran, J., et al.: Fault analysis-based logic encryption. IEEE Trans. Comput. 64(2), 410–424 (2015)MathSciNetCrossRefGoogle Scholar
  3. 3.
    Roy, J.A., Koushanfar, F., Markov, I.L.: EPIC: ending piracy of integrated circuits. In: DATE, pp. 1069–1074. IEEE (2008)Google Scholar
  4. 4.
    Huang, J.; Lach, J.: IC activation and user authentication for security-sensitive systems. In: Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, Anaheim, CA, USA, pp. 76–80, 9 June 2008Google Scholar
  5. 5.
    Rajendran, J., Sinanoglu, O., Karri, R.: Regaining trust in VLSI design: design-for-trust techniques. Proc. IEEE 102(8), 1266–1282 (2014)CrossRefGoogle Scholar
  6. 6.
    Alasad, Q., Bi, Y., Yuan, J.: E2LEMI: energy-efficient logic encryption using multiplexer insertion. Electronics 6, 16 (2017)CrossRefGoogle Scholar
  7. 7.
    Chow, L.-W., Baukus, J.P., Clark, Jr., W.M.: Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide. U.S. Patent 7,294,935, 13 November 2007Google Scholar
  8. 8.
    SypherMedia: Syphermedia library circuit camouflage technology.
  9. 9.
    Dupuis, S., Ba, P.-S., Di Natale, G., Flottes, M.-L., Rouzeyre, B.: A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In: IEEE International On-Line Testing Symposium (2014)Google Scholar
  10. 10.
    Rajendran, J., Pino, Y., Sinanoglu, O., Karri, R.: Logic encryption: a fault analysis perspective. In: Proceedings of the IEEE/ACM Design Automation Test in Europe, pp. 953–958 (2012)Google Scholar
  11. 11.
    Sree Ranjani, R., Nirmala Devi, M.: Malicious hardware detection and design for trust: an analysis. Elektrotehniski Vestnik 84(1–2), 7–16 (2017)Google Scholar
  12. 12.
    Chakraborty, R.S., Pagliarini, S., Mathew, J., Sree Ranjani, R., Nirmala Devi, M.: A flexible online checking technique to enhance hardware trojan horse detectability by reliability analysis. IEEE Trans. Emerg. Top. Comput. 5, 260–270 (2017)CrossRefGoogle Scholar
  13. 13.
    Karunakaran, D.K., Mohankumar, N.: Malicious combinational hardware Trojan detection by gate level characterization in 90 nm technology. In: 2014 International Conference on Computing, Communication and Networking Technologies (ICCCNT), pp. 1–7. IEEE (2014)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringAmrita School of Engineering, Coimbatore, Amrita Vishwa VidyapeethamCoimbatoreIndia

Personalised recommendations