S-BOX Architecture

  • Abhishek Kumar
  • Sokat TejaniEmail author
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 958)


Substitution-Box (S-BOX) is the most critical block in the Advanced Encryption Standard (AES) algorithm, consumes 75% of total power during encryption. The primary idea to implement S-BOX is to have a unique byte substitution. In this paper 4 different architecture of SBOX discussed; (a) look-up table or ROM based S-BOX contains a pre-computed value stored at defined address (b) modified look-up table based approach which uses decoders and multiplexer makes overall substitution faster (c) computational method has composite field architecture to compute the substitution byte (d) blend of computational method and look up table method where pre-computed multiplicative inverse values are stored in lookup table to reduce power consumption. Look up table based method requires a fetching circuit from a certain location, suffers from area overhead; to overcome that to be substituted values are divided into groups and using decoders and multiplexer that values will be fetched. The computational method requires complex computation result in high power consumption. To overcome that one particular module is pre-computed and stored in a look-up table in the last method. The overall objective of this paper is to implement S-box using different methods and to come up with method which is optimum as far as the area, power, delay parameters are concerned and security wise robust. In this work a comparative study of all these methods has been explored with CMOS 180 nm, 90 nm, and 45 nm technology node.


S-BOX Look up table GF RTL compiler AES 


  1. 1.
    Standard, NIST-FIPS: Announcing the advanced encryption standard (AES). Federal Information Processing Standards Publication 197, pp. 1–51 (2001)Google Scholar
  2. 2.
    Morioka, S., Satoh, A.: An optimized S-box circuit architecture for low power AES design. In: Kaliski, B.S., Koç, K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172–186. Springer, Heidelberg (2003). Scholar
  3. 3.
    Zhang, X., Parhi, K.K.: High-speed VLSI architectures for the AES algorithm. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(9), 957–967 (2004)CrossRefGoogle Scholar
  4. 4.
    Hossain, F.S., Ali, M.L.: A novel byte-substitution architecture for the AES cryptosystem. PlosOne J. (2015). Scholar
  5. 5.
    Mui, E.N.C.: Practical Implementation of Rijndael S-BOX Using Combinational Logic. Custom R&D Engineer Texco Enterprise Pvt. Ltd (2007)Google Scholar
  6. 6.
    Krishna, C.V., et al.: Design implementation of composite field S-Box using AES 256 algorithm. Int. J. Emerg. Eng. Res. Technol. (IJEERT) 3(12), 43–51 (2016)Google Scholar
  7. 7.
    Pammu, A.A., Chong, K.-S., Gwee, B.-H.: Secured low power overhead compensator Look-Up-Table (LUT) Substitution Box (S-Box) Architecture. In: IEEE International Conference on Networking, Architecture, and Storage (NAS), August 2016, pp. 1–7 (2016)Google Scholar
  8. 8.
    Van Buer, D.: Method and apparatus for high-speed implementation of data encryption and decryption utilizing, e.g. Rijndael or its subset AES, or other encryption/decryption algorithms having similar key expansion data flow. US 20030198345 A1 (2003)Google Scholar
  9. 9.
    Khan, F.A., Ahmed, J., Khan, J.S., Ahmad, J., Khan, M.A., Hwang, S.O.: A new technique for designing 8 × 8 substitution box for image encryption applications. In: IEEE International Conference on Computer Science and Electronic Engineering (CEEC), September 2017Google Scholar
  10. 10.
    Prathiba, A., Kanchana Bhaaskaran, V.S.: Lightweight S-Box architecture for the secure internet of things. Information 9(1), 1–14 (2018)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.School of Electronics EngineeringLovely Professional UniversityPhagwaraIndia

Personalised recommendations