Advertisement

High-Voltage Gain CMOS Charge Pump at Subthreshold Operation Regime for Low Power Applications

  • C. Arul Murugan
  • B. BanuselvasaraswathyEmail author
  • K. Gayathree
Conference paper
First Online:
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 65)

Abstract

This paper presents an enhanced complimentary metal oxide semiconductor (CMOS) charge pump (CP) circuit with improved gain and efficiency by dynamically controlling substrate and gate terminals of PMOS transistor. The proposed novel charge pump provides good performance even at low voltage. But, the efficiency of the charge pump circuit is being influenced by body effect and threshold voltage as the number of stage increases. Hence, numerous charge pump strategies are used to minimize the effect of threshold voltage and body effect. In this paper, the above-mentioned issues are overcome by implementing charge pump circuit in 180-nm standard in Cadence Virtuoso operated at low-voltage CMOS technology. From the result obtained, it is analyzed that the proposed CMOS charge pump achieves an improved voltage conversion ratio, efficiency and low operating voltage as compared to existing conventional CMOS charge pumps.

Keywords

Charge pump Voltage gain Threshold voltage Body effect Clock signal generator 
This is a preview of subscription content, log in to check access.

References

  1. 1.
    AbdElFattah M, Mohieldin A, Emira A, Sanchez-Sinencio E (2011) A low-voltage charge pump for micro scale thermal energy harvesting. In: Proceedings of IEEE ISIE, June 2011, pp 76–80Google Scholar
  2. 2.
    Abdelaziz S, Emira A, Radwan A, Mohieldin A, Soliman A (2011) A low start up voltage charge pump for thermoelectric energy scavenging. In: Proceedings of IEEE ISIE, June 2011, pp 71–75Google Scholar
  3. 3.
    Umezawa A, Atsumi S, Kuriyama M, Banba H, Imamiya K, Naruke K, Yamada S, Obi E, Oshikiri M, Suzuki T, Tanaka S (1992) A 5-V-only operation 0.6-μm flash EEPROM with row decoder scheme in triple-well structure. IEEE J Solid-State Circ 27(11):1540–1546CrossRefGoogle Scholar
  4. 4.
    Ker M-D, Chen S-L, Tsai C-S (2006) Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes. IEEE J Solid-State Circ 41(5):1100–1107CrossRefGoogle Scholar
  5. 5.
    Arul Murugan C, Banuselvasaraswathy B (2015) High gain enhanced CMOS charge pump with reduced leakage and threshold voltage. Int Res J Eng Technol (IRJET) 02(03)Google Scholar
  6. 6.
    Gayathree K, Arul Murugan C, Banuselvasaraswathy B, Ishwarya Niranjana M, Agnes Shiny Rachel N (2018) A robust single ended 10 T Schmitt Trigger based SRAM cell with enhanced read/write assist techniques. Int J Pure Appl Math 118(20):411–416Google Scholar
  7. 7.
    Arul Murugan C, Banuselvasaraswathy B, Gayathree K, Ishwarya Niranjana M (2018) Efficient high throughput decoding architecture for non-binary LDPC codes. Int J Eng Technol 7(2.8):195–200CrossRefGoogle Scholar
  8. 8.
    Cha HK, Zhao D, Cheong JH, Guo B, Yu H, Je M (2013) A CMOS high-voltage transmitter IC for ultrasound medical imaging applications. IEEE Trans Circ Syst II Express Briefs 60(6):316–320Google Scholar
  9. 9.
    Annema AJ, Geelen GJGM, de Jong PC (2001) 5.5-V I/O in a 2.5 V 0.25-µm CMOS technology. IEEE J Solid-State Circ 36(3):528–538CrossRefGoogle Scholar
  10. 10.
    Ismail Y, Yang CKK (2014) A 12-V charge pump-based square wave driver in 65-nm CMOS technology. In: Solid-state circuits conference (A-SSCC), 2014 IEEE Asian, Nov 2014, pp 237–240Google Scholar
  11. 11.
    Saeed A, Ibrahim S, Ragai HF (2016) A sizing methodology for rise-time minimization of Dickson charge pumps with capacitive loads. IEEE Trans Circ Syst—IIGoogle Scholar
  12. 12.
    Banuselvasaraswathy B (2013) A new enhanced trellis based decoding architecture for punctured codes using modified max product algorithm. Int J Adv Inf Sci Technol (IJAIST) 18(18):36–43Google Scholar
  13. 13.
    Dickson JF (1976) On-chip high-voltage generation in MNOS integrated circuits using an improved multiplier technique. IEEE J Solid-State Circ 11(3):374–378CrossRefGoogle Scholar
  14. 14.
    Wu J-T, Chang K-L (1998) MOS charge pumps for low-voltage operation. IEEE J Solid-State Circ 33(4):592–597MathSciNetCrossRefGoogle Scholar
  15. 15.
    Shin J, Chung I-Y, Park YJ, Min HS (2000) A new charge pump without degradation in threshold voltage due to body effect. IEEE J Solid-State Circ 35(8):1227–1230CrossRefGoogle Scholar
  16. 16.
    Mensi L, Colalongo L, Richelli A, Kovács-Vajna ZM (2005) A new integrated charge pump architecture using dynamic biasing of pass transistors. In: Proceedings of European solid-state circuits conference, Sept 2005, pp 85–88Google Scholar
  17. 17.
    Cheng K-H, Chang C-Y, Wei C-H (2003) A CMOS charge pump for sub-2.0 V operation. In: Proceedings of IEEE international symposium on circuits systems, May 2003, pp V-89–V-92Google Scholar
  18. 18.
    Khouri O, Gregori S, Cabrini A, Micheloni R, Torelli G (2002) Improved charge pump for flash memory applications in triple well CMOS technology. Proc IEEE ISIE 4:1322–1326Google Scholar
  19. 19.
    Pan J, Yoshihara T (2007) A charge pump circuit without overstress in low-voltage CMOS standard process. In: Proceedings of IEEE conference on EDSSC, 2007, pp 501–504Google Scholar
  20. 20.
    Wang X, Wu D, Qiao F, Zhu P, Li L, Pan L, Zhou R (2009) A high efficiency CMOS charge pump for low voltage operation. In: Proceedings of IEEE 8th international conference on ASIC ASICON, 2009, pp 320–323Google Scholar
  21. 21.
    Huang WC, Cheng JC, Liou PC (2008) A charge pump circuit—cascading high-voltage clock generator. In: Proceedings of 4th IEEE international symposium on DELTA, 2008, pp 332–337Google Scholar
  22. 22.
    Richard J-F, Savaria Y (2004) High voltage charge pump using standard CMOS technology. In: Proceedings of 2nd annual IEEE NEWCAS, 2004, pp 317–320Google Scholar
  23. 23.
    Nozaki M, Tangsrirar W, Suzuki Y, Yoshid M, Saitoh S, Teramoto M, Yamaguchi A (1998) New double charge-pumping circuit for high-voltage generation. In: Proceedings of IEEE APCCAS, Nov 1998, pp 719–722Google Scholar
  24. 24.
    Tanzawa T, Tanaka T (1997) A dynamic analysis of the Dickson charge pump circuit. IEEE J Solid-State Circ 32(8):1231–1240CrossRefGoogle Scholar
  25. 25.
    Emira A, AbdelGhany M, Elsayed M, Elshurafa AM, Sedky S, Salama KN (2013) All-pMOS 50-V charge pumps using low-voltage capacitors. IEEE Trans Ind Electron 60(10)CrossRefGoogle Scholar
  26. 26.
    Arul Murugan C, Karthigai Kumar P (2018) Survey on image encryption schemes, bio cryptography and efficient encryption algorithms. Mobile Netw Appl.  https://doi.org/10.1007/s11036-018-1058-3
  27. 27.
    Kim KY, Kim Y, Lee D, Kim SW, Park J (2011) An energy efficient VPP generator with fast ramp-up time for mobile DRAM. IEEE J Solid-State Circ 46(6):1488–1494CrossRefGoogle Scholar
  28. 28.
    Seeman MD, Sanders SR (2008) Analysis and optimization of switched-capacitor DC-DC converters. IEEE Trans Power Electron 23(2):841–851CrossRefGoogle Scholar
  29. 29.
    Banuselvasaraswathy B (2014) Trellis based decoding architecture for non-binary LDPC codes using modified Fano algorithm to achieve high throughput. Int J Adv Inf Sci Technol (IJAIST) 23(23):383–389Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • C. Arul Murugan
    • 1
  • B. Banuselvasaraswathy
    • 2
    Email author
  • K. Gayathree
    • 2
  1. 1.Department of ETEKarpagam College of EngineeringCoimbatoreIndia
  2. 2.Department of ECESri Krishna College of TechnologyCoimbatoreIndia

Personalised recommendations

Cite paper