Design of a Novel High-Speed- and Energy-Efficient 32-Bit Carry-Skip Adder
In this paper, different 32-bit carry-skip adders, i.e., Fixed Stage Size-Conventional carry-skip adder (FSS-Conv CSKA), Variable Stage Size-Conventional carry-skip adder (VSS-Conv CSKA), Fixed Stage Size-Concatenation and Incrementation carry-skip adder (FSS-CI CSKA) and Variable Stage Size-Concatenation and Incrementation carry-skip adder (VSS-CI CSKA) are designed and compared in terms of power, energy, critical path delay, power-delay product, and energy-delay product using 45 nm static CMOS technology for different range of supply voltages, i.e., 0.7v, 0.9v, 1.1v. The results that are obtained using tanner EDA simulations reveal that the Concatenation and Incrementation carry-skip adder with fixed and variable stage size has 51 and 49% improvement in the critical path delay and energy, compared with those of fixed stage size-conventional carry-skip adder and Variable Stage Size-Conventional carry-skip adder.
KeywordsCarry-skip adder (CSKA) FSS-Conv CSKA VSS-Conv CSKA FSS-CI CSKA VSS-CI CSKA
- 4.Zhang M, Gu J, Chang C-H (2003) A novel hybrid pass logic with static CMOS output drive full-adder cell. In: Proceedings of the international symposium on circuits systems, May 2003, pp 317–320Google Scholar
- 5.Tung C-K, Hung Y-C, Shieh S-H, Huang G-S (2007) A low-power high-speed hybrid CMOS full adder for embedded system. In: Proceedings of IEEE conference on design diagnostics electronic circuits and systems, Apr 2007, vol 13, pp 1–4Google Scholar