Low Power SAR ADC Based on Charge Redistribution Using Double Tail Dynamic Comparator

  • Sugandha YadavEmail author
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 524)


In this paper I have designed a low power SARADC based on charge redistribution. In the proposed design, I have designed a successive approximation register ADC using low power double tail dynamic comparator with control transistors (MC1 & MC2). The peculiar advantage of low power double tail dynamic comparator with control transistor (MC1 & MC2) is that the power consumption is reduced by three times as compared with the existing low power double tail dynamic comparator. The proposed comparator having the power consumption 58 µW can be operated at maximum frequency 16 MHz. Best efforts has been made to design an efficient SAR and control unit in the proposed design. In this 4-bit SAR ADC which can be operated at clock frequency of 16.5 MHz and having sampling frequency of 3.3 MHz is designed. The power consumption of the proposed circuit is 113 µW. In the paper quantization noise, SNR, SNDR and ENOBs are also obtained which are better in performances than existing ADCs.


SAR ADC Charge redistribution Quantization noise Double tailed dynamic comparator SNR SNDR and ENOBs 


  1. 1.
    McCreary, J. L., & Gray, P. R. (1975). AII-MOS charge redistribution analog-to-digital conversion techniques—Part I. IEEE Journal of Solid-State Circuits.Google Scholar
  2. 2.
    Dondi, S., Vecchi, D., Boni, A., & Bigi, M. (2006). A 6-bit, 1.2 GHz interleaved SAR ADC in 9 Onm CMOS. IEEE. ISBN 1-4244-0157-7.Google Scholar
  3. 3.
    Kandala, M., Sekar, R., Zhang, C., & Wang, H. (2010). A low power charge redistribution ADC with reduced capacitor array. IEEE. ISBN 978-1-4244-6455-5.Google Scholar
  4. 4.
    Banik, S., Gangopadhyay, D., & Bhattacharya, T. K. (2006). A low power 1.8 V 4-bit 400-MHz flash ADC in. 18 µm Digital CMOS. In Proceedings of IEEE VLSID.Google Scholar
  5. 5.
    Ginsburg, B. P., & Chandrakasan, A. P. (2005). Dual scalable 500MS/s5b time Intervealed SARADCs for UWB application. In Proceedings of IEEE CICC.Google Scholar
  6. 6.
    Caol, Z., Yan, S., & Li, Y. (2008). A32 mW 1.25GS/s6b/step SARADC in 0.13 µm CMOS. In Proceedings of IEEE ISSCC.Google Scholar
  7. 7.
    Talekar, S. G., & Ramasamy, S. (2009). A low power 700 MSPS4-bit Time Intervealed SAR ADC in 0.18 µm CMOSIEEE.Google Scholar
  8. 8.
    van Elzakker, M., van Tuijl, Ed., Geraedts, P., Schinkel, D., E. A. M. Klumperink, & Bram, N. (2010). A 10-bit charge-redistribution ADC consuming 1.9 µW at 1 MS/s. IEEE Journal of Solid-State Circuits, 45(5).Google Scholar
  9. 9.
    Xiaozong, H., Jing, Z., Weiqi, G., Jiangang, S., & Hui, W. A 16-bit, 250 ksps successive approximation register ADC based on the charge-redistribution technique. IEEE. ISBN 978-1-4577-1997-4/2011.Google Scholar
  10. 10.
    Zhu1, X., Chen2, Y., Tsukamoto2, S., & Kuroda1, T. (2012). A 9-bit 100 MS/s tri-level charge redistribution SAR ADC with asymmetric CDAC array. IEEE. ISBN 978-1-4577-2081-9/2012.Google Scholar
  11. 11.
    Villanueva, I. C., & Lopez-Martin, A. (2013). An ultra low energy 8-bit charge redistribution ADC for wireless sensors. IEEE. ISBN 978-1-4673-5221-5.Google Scholar
  12. 12.
    Goll, B., & Zimmermann, H. (2009). A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65‖. IEEE Transactions on Circuits and Systems II, Express Briefs, 56(11), 810–814.CrossRefGoogle Scholar
  13. 13.
    Freitas, D., & Current, K. (1983). CMOS current comparator circuit. Electronics Letters, 19(17), 695–697.CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.School of VLSI Design & Embedded SystemNational Institute of Technology KurukshetraKurukshetraIndia

Personalised recommendations