FPGA Realization of Scale-Free CORDIC Algorithm-Based Window Functions
Filtering is an immense process in spectral analysis of signals. In designing of filters, window functions are usually used. In this paper, we present the variety of window functions based on the scale-free COordinate Rotation DIgital Computer (CORDIC) algorithm for the target angle which covers the complete coordinate space. To overcome the problem of more occupied area and speed, we present a study of a different design that is scale-free CORDIC algorithm-based window function architectures. The current paper presents the simulation and synthesis results of two designs which are coded in very high speed integrated circuit hardware description language (VHDL). The Xilinx 13.1 software is used for the simulation and synthesis of coded design, and also these designs are mapped into Virtex-5(XC5VLX20T-FF323) field-programmable gate array (FPGA) device.
KeywordsWindow functions Field-programmable gate array (FPGA) Scale-free CORDIC processor
- 1.Parhi, K. K. (1999). VLSI digital signal processing systems. Wiley.Google Scholar
- 2.Ray, K. C., & Dhar, A. S. (2006). CORDIC–based unified VLSI architecture for implementing window functions for real time spectral analysis. IEEE Proceedings: Circuits, Devices and Systems, 153(6), 539–544.Google Scholar
- 6.Gisuthan, B., & Srikanthan, T. (2000). FLAT CORDIC: A unified architecture for high speed generation of trigonometric and hyperbolic functions. In Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, Lansing MI (pp. 1414–1417).Google Scholar
- 15.Walther, J. S. (1971). A unified algorithm for elementary functions. In Proceedings of AFIPS Spring Joint Computer Conference (pp. 379–385).Google Scholar