The chapter discusses about RTL design and verification using Verilog. The RTL design and verification strategies are also discussed in this chapter. The chapter even discusses about the FSM performance improvement strategies. The chapter is useful to understand the role of the RTL design and verification engineer and important concepts.
RTL Verilog Shift register Edge detector Priority checking Moore machine Mealy machine Performance improvement Verification Coverage Verification plan Test case Corner case
This is a preview of subscription content, log in to check access.