Testing at the Board Level
The chapter discusses the important points useful during the board bring-up stage to validate the SOC design. The chapter covers the debug planning, challenges, board testing for the single FPGA and multiple FPGAs. This chapter can give the understanding of use of the logic analyzer while testing the SOC design. The inter-FPGA connectivity issue, pin and location constraint issues are also discussed in this chapter.